boards: qemu_riscv32: add pinctrl configuration for qemu_riscv32_xip
Add pinctrl configuration for future use with the new pinctrl driver. Signed-off-by: Filip Kokosinski <fkokosinski@antmicro.com>
This commit is contained in:
parent
99e787de21
commit
a9543e0ff4
|
@ -0,0 +1,17 @@
|
|||
/*
|
||||
* Copyright (c) 2022 Antmicro <www.antmicro.com>
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
#include <dt-bindings/pinctrl/sifive-pinctrl.h>
|
||||
|
||||
&pinctrl {
|
||||
/* UART0 */
|
||||
uart0_rx_default: uart0_rx_default {
|
||||
pinmux = <16 SIFIVE_PINMUX_IOF0>;
|
||||
};
|
||||
uart0_tx_default: uart0_tx_default {
|
||||
pinmux = <17 SIFIVE_PINMUX_IOF0>;
|
||||
};
|
||||
};
|
Loading…
Reference in New Issue