feae3249b2
Adds the necessary bits to initialize TLS in the stack area and sets up CPU registers during context switch. Register g7 is used to point to the thread data. Thread data is accessed with negative offsets from g7. Signed-off-by: Martin Åberg <martin.aberg@gaisler.com> |
||
|---|---|---|
| .. | ||
| arch.h | ||
| linker.ld | ||
| sparc.h | ||
| thread.h | ||