OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/arch/riscv
History
Carlo Caione 0e788b89a6 riscv: Use IRQ vector table for vectored mode 
For vectored interrupts use the generated IRQ vector table instead of
relying on a custom-generated table.

Signed-off-by: Carlo Caione <ccaione@baylibre.com>
 		2022-07-07 10:00:20 +02:00
..
core riscv: Introduce RISCV_ALWAYS_SWITCH_THROUGH_ECALL 2022-07-04 18:18:10 +02:00
include riscv: Introduce RISCV_ALWAYS_SWITCH_THROUGH_ECALL 2022-07-04 18:18:10 +02:00
CMakeLists.txt
…
Kconfig riscv: Use IRQ vector table for vectored mode 2022-07-07 10:00:20 +02:00
Kconfig.core riscv: Rework and cleanup Kconfig 2022-06-05 14:28:42 +02:00
Kconfig.isa riscv: Rework and cleanup Kconfig 2022-06-05 14:28:42 +02:00