zephyr/boards/xtensa/xiao_esp32s3
Marek Matej 6b57b3b786 soc: xtensa,riscv: esp32xx: refactor folder structure
Refactor the ESP32 target SOCs together with
all related boards. Most braking changes includes:

- changing the CONFIG_SOC_ESP32* to refer to
  the actual soc line (esp32,esp32s2,esp32s3,esp32c3)
- replacing CONFIG_SOC with the CONFIG_SOC_SERIES
- creating CONFIG_SOC_FAMILY_ESP32 to embrace all
  the ESP32 across all used architectures
- introducing CONFIG_SOC_PART_NUMBER_* to
  provide a SOC model config
- introducing the 'common' folder to hide all
  commonly used configs and files.
- updating west.yml to reflect previous changes in hal

Signed-off-by: Marek Matej <marek.matej@espressif.com>
2023-07-25 18:12:33 +02:00
..
doc
support
Kconfig.board soc: xtensa,riscv: esp32xx: refactor folder structure 2023-07-25 18:12:33 +02:00
Kconfig.defconfig
Kconfig.sysbuild
board.cmake
seeed_xiao_connector.dtsi
xiao_esp32s3-pinctrl.dtsi
xiao_esp32s3.dts dts: xtensa: esp32xx rework soc/sip list 2023-07-25 18:12:33 +02:00
xiao_esp32s3.yaml
xiao_esp32s3_defconfig soc: xtensa,riscv: esp32xx: refactor folder structure 2023-07-25 18:12:33 +02:00