60 lines
2.2 KiB
C
60 lines
2.2 KiB
C
/*
|
|
* Copyright (c) 2023 Espressif Systems (Shanghai) Co., Ltd.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "soc.h"
|
|
|
|
#ifndef CONFIG_MCUBOOT
|
|
extern int _instruction_reserved_start;
|
|
extern int _instruction_reserved_end;
|
|
extern int _rodata_reserved_start;
|
|
extern int _rodata_reserved_end;
|
|
|
|
extern void rom_config_data_cache_mode(uint32_t cfg_cache_size, uint8_t cfg_cache_ways,
|
|
uint8_t cfg_cache_line_size);
|
|
extern void rom_config_instruction_cache_mode(uint32_t cfg_cache_size, uint8_t cfg_cache_ways,
|
|
uint8_t cfg_cache_line_size);
|
|
extern void Cache_Set_IDROM_MMU_Info(uint32_t instr_page_num, uint32_t rodata_page_num,
|
|
uint32_t rodata_start, uint32_t rodata_end, int i_off,
|
|
int ro_off);
|
|
extern void Cache_Enable_ICache(uint32_t autoload);
|
|
|
|
void IRAM_ATTR esp_config_instruction_cache_mode(void)
|
|
{
|
|
rom_config_instruction_cache_mode(CONFIG_ESP32S3_INSTRUCTION_CACHE_SIZE,
|
|
CONFIG_ESP32S3_ICACHE_ASSOCIATED_WAYS,
|
|
CONFIG_ESP32S3_INSTRUCTION_CACHE_LINE_SIZE);
|
|
}
|
|
|
|
void IRAM_ATTR esp_config_data_cache_mode(void)
|
|
{
|
|
Cache_Suspend_DCache();
|
|
rom_config_data_cache_mode(CONFIG_ESP32S3_DATA_CACHE_SIZE,
|
|
CONFIG_ESP32S3_DCACHE_ASSOCIATED_WAYS,
|
|
CONFIG_ESP32S3_DATA_CACHE_LINE_SIZE);
|
|
Cache_Resume_DCache(0);
|
|
|
|
/* Configure the Cache MMU size for instruction and rodata in flash. */
|
|
uint32_t _instruction_size =
|
|
(uint32_t)&_instruction_reserved_end - (uint32_t)&_instruction_reserved_start;
|
|
uint32_t cache_mmu_irom_size =
|
|
((_instruction_size + CONFIG_MMU_PAGE_SIZE - 1) / CONFIG_MMU_PAGE_SIZE) *
|
|
sizeof(uint32_t);
|
|
uint32_t _rodata_size = (uint32_t)&_rodata_reserved_end - (uint32_t)&_rodata_reserved_start;
|
|
uint32_t cache_mmu_drom_size =
|
|
((_rodata_size + CONFIG_MMU_PAGE_SIZE - 1) / CONFIG_MMU_PAGE_SIZE) *
|
|
sizeof(uint32_t);
|
|
|
|
Cache_Set_IDROM_MMU_Size(cache_mmu_irom_size, CACHE_DROM_MMU_MAX_END - cache_mmu_irom_size);
|
|
|
|
int s_instr_flash2spiram_off = 0;
|
|
int s_rodata_flash2spiram_off = 0;
|
|
Cache_Set_IDROM_MMU_Info(cache_mmu_irom_size / sizeof(uint32_t),
|
|
cache_mmu_drom_size / sizeof(uint32_t),
|
|
(uint32_t)&_rodata_reserved_start, (uint32_t)&_rodata_reserved_end,
|
|
s_instr_flash2spiram_off, s_rodata_flash2spiram_off);
|
|
}
|
|
#endif /* CONFIG_MCUBOOT */
|