2016-11-03 19:12:06 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2016 Linaro Limited.
|
|
|
|
*
|
2017-01-19 09:01:01 +08:00
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
2016-11-03 19:12:06 +08:00
|
|
|
*/
|
|
|
|
|
2018-09-15 01:43:44 +08:00
|
|
|
#ifndef ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_ARM_CLOCK_CONTROL_H_
|
|
|
|
#define ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_ARM_CLOCK_CONTROL_H_
|
2016-11-03 19:12:06 +08:00
|
|
|
|
2019-06-26 03:53:47 +08:00
|
|
|
#include <drivers/clock_control.h>
|
2016-11-03 19:12:06 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @file
|
|
|
|
*
|
|
|
|
* @brief Clock subsystem IDs for ARM family SoCs
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* CMSDK BUS Mapping */
|
|
|
|
enum arm_bus_type_t {
|
|
|
|
CMSDK_AHB = 0,
|
|
|
|
CMSDK_APB,
|
|
|
|
};
|
|
|
|
|
|
|
|
/* CPU States */
|
|
|
|
enum arm_soc_state_t {
|
|
|
|
SOC_ACTIVE = 0,
|
|
|
|
SOC_SLEEP,
|
|
|
|
SOC_DEEPSLEEP,
|
|
|
|
};
|
|
|
|
|
|
|
|
struct arm_clock_control_t {
|
|
|
|
/* ARM family SoCs supported Bus types */
|
|
|
|
enum arm_bus_type_t bus;
|
|
|
|
/* Clock can be configured for 3 states: Active, Sleep, Deep Sleep */
|
|
|
|
enum arm_soc_state_t state;
|
|
|
|
/* Identifies the device on the bus */
|
2017-04-21 23:55:34 +08:00
|
|
|
u32_t device;
|
2016-11-03 19:12:06 +08:00
|
|
|
};
|
|
|
|
|
2018-09-15 01:43:44 +08:00
|
|
|
#endif /* ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_ARM_CLOCK_CONTROL_H_ */
|