OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/riscv32/qemu_riscv32/qemu_riscv32_defconfig

12 lines
257 B
Plaintext
Raw Normal View History

boards: added support for the qemu_riscv32 board The qemu_riscv32 board makes use of: 1) the uart_riscv_qemu driver 2) the riscv_qemu_timer driver Change-Id: I413e3990a66bc62a0d15d82ebca6940b381fed43 Signed-off-by: Jean-Paul Etienne <fractalclone@gmail.com>
2017-01-11 07:24:31 +08:00
CONFIG_RISCV32=y
CONFIG_SOC_RISCV32_QEMU=y
CONFIG_BOARD_QEMU_RISCV32=y
CONFIG_CONSOLE=y
CONFIG_PRINTK=y
CONFIG_SERIAL=y
CONFIG_UART_RISCV_QEMU=y
CONFIG_UART_CONSOLE=y
CONFIG_UART_CONSOLE_ON_DEV_NAME="uart0"
riscv32: timer: replace riscv_qemu_driver by the generic riscv_machine_driver riscv defines the machine-mode timer registers that are implemented by the all riscv SOCs that follow the riscv privileged architecture specification. The timer registers implemented in riscv-qemu follow this specification. To account for future riscv SOCs, reimplement the riscv_qemu_driver by the riscv_machine_driver. Change-Id: I645b03c91b4e07d0f2609908decc27ba9b8240d4 Signed-off-by: Jean-Paul Etienne <fractalclone@gmail.com>
2017-01-24 08:03:56 +08:00
CONFIG_RISCV_MACHINE_TIMER=y
boards: added support for the qemu_riscv32 board The qemu_riscv32 board makes use of: 1) the uart_riscv_qemu driver 2) the riscv_qemu_timer driver Change-Id: I413e3990a66bc62a0d15d82ebca6940b381fed43 Signed-off-by: Jean-Paul Etienne <fractalclone@gmail.com>
2017-01-11 07:24:31 +08:00
CONFIG_BOOT_BANNER=y