OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/soc/riscv32/riscv-privilege/sifive-freedom/Kconfig.defconfig.series

48 lines
582 B
Plaintext
Raw Normal View History

riscv: Rename the FE310 SoC to Sifive Freedom FE310 is the name of one SoC out of a range of products in the SiFive Freedom line. The FE310 SoC port in Zephyr is compatible with all of these products, so rename the SoC to SiFive Freedom Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2018-08-16 06:41:21 +08:00
if SOC_SERIES_RISCV32_SIFIVE_FREEDOM
riscv32: added support for the SiFive Freedom E310 SOC The SiFive Freedom E310 SOC follows the riscv privilege architecture specification and hence is declared within the riscv privilege SOC family. It also provides support for a riscv Platform Level Interrupt Controller (PLIC) Change-Id: I19ff0997eacc248f48444fc96566a105c6c02663 Signed-off-by: Jean-Paul Etienne <fractalclone@gmail.com>
2017-03-15 05:15:59 +08:00
config SOC_SERIES
string
riscv: Rename the FE310 SoC to Sifive Freedom FE310 is the name of one SoC out of a range of products in the SiFive Freedom line. The FE310 SoC port in Zephyr is compatible with all of these products, so rename the SoC to SiFive Freedom Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2018-08-16 06:41:21 +08:00
default "sifive-freedom"
riscv32: added support for the SiFive Freedom E310 SOC The SiFive Freedom E310 SOC follows the riscv privilege architecture specification and hence is declared within the riscv privilege SOC family. It also provides support for a riscv Platform Level Interrupt Controller (PLIC) Change-Id: I19ff0997eacc248f48444fc96566a105c6c02663 Signed-off-by: Jean-Paul Etienne <fractalclone@gmail.com>
2017-03-15 05:15:59 +08:00
config SYS_CLOCK_HW_CYCLES_PER_SEC
int
default 32768
config RISCV_SOC_INTERRUPT_INIT
bool
default y
config RISCV_HAS_CPU_IDLE
bool
default y
config RISCV_HAS_PLIC
bool
default y
config NUM_IRQS
int
default 64
config XIP
bool
default y
config RISCV_ROM_BASE_ADDR
hex
default 0x20400000
config RISCV_ROM_SIZE
hex
default 0xC00000
config RISCV_RAM_BASE_ADDR
hex
default 0x80000000
config RISCV_RAM_SIZE
hex
default 0x4000
riscv: Rename the FE310 SoC to Sifive Freedom FE310 is the name of one SoC out of a range of products in the SiFive Freedom line. The FE310 SoC port in Zephyr is compatible with all of these products, so rename the SoC to SiFive Freedom Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2018-08-16 06:41:21 +08:00
endif # SOC_SERIES_RISCV32_SIFIVE_FREEDOM