zephyr/boards/x86/up_squared/up_squared_32.dts

28 lines
443 B
Plaintext
Raw Normal View History

/*
* Copyright (c) 2018,2020 Intel Corporation
*
* SPDX-License-Identifier: Apache-2.0
*/
/dts-v1/;
#include <mem.h>
#define DT_DRAM_SIZE DT_SIZE_M(2048)
#include <apollo_lake.dtsi>
/ {
model = "up_squared_32";
compatible = "intel,apollo_lake";
chosen {
zephyr,sram = &dram0;
zephyr,console = &uart0;
zephyr,shell-uart = &uart0;
zephyr,bt-uart = &uart1;
zephyr,uart-pipe = &uart1;
zephyr,bt-mon-uart = &uart1;
};
};