2023-03-07 06:24:35 +08:00
|
|
|
.. _intel_adsp_cavs25:
|
2022-02-23 17:40:14 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
Intel ADSP CAVS 2.5
|
|
|
|
###################
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
Overview
|
|
|
|
********
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
This board configuration is used to run Zephyr on the Intel CAVS 2.5 Audio DSP.
|
|
|
|
This configuration is present, for example, on Intel `Tiger Lake`_ microprocessors.
|
|
|
|
Refer to :ref:`intel_adsp_generic` for more details on Intel ADSP ACE and CAVS.
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
System requirements
|
|
|
|
*******************
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
Xtensa Toolchain
|
|
|
|
----------------
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
If you choose to build with the Xtensa toolchain instead of the Zephyr SDK, set
|
|
|
|
the following environment variables specific to the board in addition to the
|
|
|
|
Xtensa toolchain environment variables listed in :ref:`intel_adsp_generic`.
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
.. code-block:: shell
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
export TOOLCHAIN_VER=RG-2017.8-linux
|
|
|
|
export XTENSA_CORE=cavs2x_LX6HiFi3_2017_8
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
Programming and Debugging
|
|
|
|
*************************
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
Refer to :ref:`intel_adsp_generic` for generic instructions on programming and
|
|
|
|
debugging applicable to all CAVS and ACE platforms.
|
2021-06-26 07:55:09 +08:00
|
|
|
|
2023-03-07 06:24:35 +08:00
|
|
|
.. _Tiger Lake: https://www.intel.com/content/www/us/en/products/platforms/details/tiger-lake-h.html
|