zephyr/dts/x86/intel/intel_ish5.dtsi

/*
 * Copyright (c) 2023 Intel Corporation
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include "skeleton.dtsi"
#include <dt-bindings/interrupt-controller/intel-ioapic.h>
#include <dt-bindings/i2c/i2c.h>
#include <mem.h>

/ {
	power-states {
		d0i0: d0i0 {
			compatible = "zephyr,power-state";
			power-state-name = "runtime-idle";
			min-residency-us = <500>;
			substate-id = <1>;
		};

		d0i1: d0i1 {
			compatible = "zephyr,power-state";
			power-state-name = "suspend-to-idle";
			min-residency-us = <2000>;
			substate-id = <2>;
		};

		d0i2: d0i2 {
			compatible = "zephyr,power-state";
			power-state-name = "suspend-to-ram";
			min-residency-us = <4000>;
			substate-id = <3>;
		};

		d0i3: d0i3 {
			compatible = "zephyr,power-state";
			power-state-name = "suspend-to-disk";
			min-residency-us = <3000000>;
			substate-id = <4>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu0@0 {
			device_type = "cpu";
			compatible = "intel,ish";
			reg = <0>;
			cpu-power-states = <&d0i0 &d0i1 &d0i2 &d0i3>;
		};
	};

	intc: ioapic@fec00000  {
		compatible = "intel,ioapic";
		#address-cells = <1>;
		#interrupt-cells = <3>;
		reg = <0xfec00000 0x1000>;
		interrupt-controller;
	};

	intc_loapic: loapic@fee00000  {
		compatible = "intel,loapic";
		reg = <0xfee00000 0x1000>;
		interrupt-controller;
		#interrupt-cells = <3>;
		#address-cells = <1>;
	};

	sram: memory@ff200000 {
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0xff200000 DT_SIZE_K(640)>;
	};

	aon: memory@ff800000 {
		device_type = "memory";
		compatible = "zephyr,memory-region", "mmio-sram";
		reg = <0xff800000 DT_SIZE_K(8)>;
		zephyr,memory-region = "AON";
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges;

		hpet: hpet@4700000{
			compatible = "intel,hpet";
			reg = <0x04700000 0x400>;
			interrupt-parent = <&intc>;
			interrupts = <14 IRQ_TYPE_FIXED_LEVEL_HIGH 2>;
			status = "okay";
		};

		uart0: uart@8100000 {
			compatible = "intel,sedi-uart";
			reg = <0x08100000 0x1000>;
			interrupt-parent = <&intc>;
			interrupts = <23 IRQ_TYPE_LOWEST_EDGE_RISING 6>;
			peripheral-id = <0>;
			current-speed = <115200>;
			status = "okay";
		};

		i2c0: i2c@0 {
			compatible = "intel,sedi-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0x1000>;
			peripheral-id = <0>;
			interrupt-parent = <&intc>;
			interrupts = <15 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
			clock-frequency = <I2C_BITRATE_FAST>;
			status = "okay";
		};

		i2c1: i2c@2000 {
			compatible = "intel,sedi-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x00002000 0x1000>;
			peripheral-id = <1>;
			interrupt-parent = <&intc>;
			interrupts = <16 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
			clock-frequency = <I2C_BITRATE_FAST>;
			status = "okay";
		};

		i2c2: i2c@4000 {
			compatible = "intel,sedi-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x00004000 0x1000>;
			peripheral-id = <2>;
			interrupt-parent = <&intc>;
			interrupts = <17 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
			clock-frequency = <I2C_BITRATE_FAST>;
			status = "disabled";
		};
	};
};