arch/arm/src/armv7-a/sctlr.h: Add SCR bit definitions.
This commit is contained in:
parent
517f391267
commit
75a97657be
|
@ -167,7 +167,19 @@
|
||||||
/* TODO: To be provided */
|
/* TODO: To be provided */
|
||||||
|
|
||||||
/* Secure Configuration Register (SCR) */
|
/* Secure Configuration Register (SCR) */
|
||||||
/* TODO: To be provided */
|
|
||||||
|
#define SCR_NS (1 << 0) /* Bit 0: Non-secure */
|
||||||
|
#define SCR_IRQ (1 << 1) /* Bit 1: IRQs taken in Monitor mode */
|
||||||
|
#define SCR_FIQ (1 << 2) /* Bit 2: FIQs taken in Monitor mode */
|
||||||
|
#define SCR_EA (1 << 3) /* Bit 3: External aborts taken in Monitor mode */
|
||||||
|
#define SCR_FW (1 << 4) /* Bit 4: F bit writable */
|
||||||
|
#define SCR_AW (1 << 5) /* Bit 5: A bit writable */
|
||||||
|
#define SCR_NET (1 << 6) /* Bit 6: Not Early Termination */
|
||||||
|
#define SCR_SCD (1 << 7) /* Bit 7: Secure Monitor Call disable */
|
||||||
|
#define SCR_HCE (1 << 8) /* Bit 8: Hyp Call enable */
|
||||||
|
#define SCR_SIF (1 << 9) /* Bit 9: Secure state instruction fetches from
|
||||||
|
* Non-secure memory are not permitted */
|
||||||
|
/* Bits 10-31: Reserved */
|
||||||
|
|
||||||
/* Secure Debug Enable Register (SDER) */
|
/* Secure Debug Enable Register (SDER) */
|
||||||
/* TODO: To be provided */
|
/* TODO: To be provided */
|
||||||
|
|
Loading…
Reference in New Issue