OrgApache/incubator-nuttx
OrgApache
/
incubator-nuttx
mirror of https://github.com/apache/incubator-nuttx.git
1
0
Fork 0
Code Issues Releases Wiki Activity

arch: set current regs firstly in undefinedinsn 

Need to save the regs firstly in case syslog triggers another crash.
Otherwise we may loose the register contents for the first exception.

Signed-off-by: xuxingliang <xuxingliang@xiaomi.com>
This commit is contained in:
xuxingliang 2024-07-18 20:36:22 +08:00 committed by Xiang Xiao
parent 35f8b082a7
commit 38858b6cc3
4 changed files with 24 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/src/arm/arm_undefinedinsn.c
View File

@ -42,6 +42,12 @@
void arm_undefinedinsn(uint32_t *regs)
{
/* Save the saved processor context in current_regs where it can be
* accessed for register dumps and possibly context switching.
*/
up_set_current_regs(regs);
if (regs[REG_PC] >= (uint32_t)_stext && regs[REG_PC] < (uint32_t)_etext)
{
_alert("Undefined instruction at 0x%" PRIx32 ": 0x%" PRIx32 "\n",
@ -52,7 +58,5 @@ void arm_undefinedinsn(uint32_t *regs)
_alert("Undefined instruction at 0x%" PRIx32 "\n", regs[REG_PC]);
}
up_set_current_regs(regs);
PANIC_WITH_REGS("panic", regs);
}

8
arch/arm/src/armv7-a/arm_undefinedinsn.c
View File

@ -42,6 +42,12 @@
uint32_t *arm_undefinedinsn(uint32_t *regs)
{
/* Save the saved processor context in current_regs where it can be
* accessed for register dumps and possibly context switching.
*/
up_set_current_regs(regs);
if (regs[REG_PC] >= (uint32_t)_stext && regs[REG_PC] < (uint32_t)_etext)
{
_alert("Undefined instruction at 0x%" PRIx32 ": 0x%" PRIx32 "\n",
@ -52,8 +58,6 @@ uint32_t *arm_undefinedinsn(uint32_t *regs)
_alert("Undefined instruction at 0x%" PRIx32 "\n", regs[REG_PC]);
}
up_set_current_regs(regs);
PANIC_WITH_REGS("panic", regs);
return regs; /* To keep the compiler happy */
}

8
arch/arm/src/armv7-r/arm_undefinedinsn.c
View File

@ -42,6 +42,12 @@
uint32_t *arm_undefinedinsn(uint32_t *regs)
{
/* Save the saved processor context in current_regs where it can be
* accessed for register dumps and possibly context switching.
*/
up_set_current_regs(regs);
if (regs[REG_PC] >= (uint32_t)_stext && regs[REG_PC] < (uint32_t)_etext)
{
_alert("Undefined instruction at 0x%" PRIx32 ": 0x%" PRIx32 "\n",
@ -52,8 +58,6 @@ uint32_t *arm_undefinedinsn(uint32_t *regs)
_alert("Undefined instruction at 0x%" PRIx32 "\n", regs[REG_PC]);
}
up_set_current_regs(regs);
PANIC_WITH_REGS("panic", regs);
return regs; /* To keep the compiler happy */
}

8
arch/arm/src/armv8-r/arm_undefinedinsn.c
View File

@ -42,6 +42,12 @@
uint32_t *arm_undefinedinsn(uint32_t *regs)
{
/* Save the saved processor context in current_regs where it can be
* accessed for register dumps and possibly context switching.
*/
up_set_current_regs(regs);
if (regs[REG_PC] >= (uint32_t)_stext && regs[REG_PC] < (uint32_t)_etext)
{
_alert("Undefined instruction at 0x%" PRIx32 ": 0x%" PRIx32 "\n",
@ -52,8 +58,6 @@ uint32_t *arm_undefinedinsn(uint32_t *regs)
_alert("Undefined instruction at 0x%" PRIx32 "\n", regs[REG_PC]);
}
up_set_current_regs(regs);
PANIC_WITH_REGS("panic", regs);
return regs; /* To keep the compiler happy */
}