usb reset right
This commit is contained in:
parent
2334f7cded
commit
0eb1afcdef
|
@ -46,7 +46,7 @@
|
|||
* Pre-processor Definitions
|
||||
************************************************************************************/
|
||||
|
||||
/* Per the data sheet: LPC4350/30/20/10 Rev. 3.2 <EFBFBD> 4 June 2012 */
|
||||
/* Per the data sheet: LPC4350/30/20/10 Rev. 3.2 4 June 2012 */
|
||||
/* Get customizations for each supported chip.
|
||||
*
|
||||
* SRAM Resources
|
||||
|
|
|
@ -461,7 +461,7 @@ void lpc43_pll0usbenable(void)
|
|||
* operation and will make the lock signal high once it has regained
|
||||
* lock on the input clock
|
||||
*
|
||||
* Wait for PLL1 to report that it is locked.
|
||||
* Wait for PLL0 to report that it is locked.
|
||||
*/
|
||||
|
||||
while ((getreg32(LPC43_PLL0USB_STAT) & PLL0USB_STAT_LOCK) == 0);
|
||||
|
|
|
@ -2667,9 +2667,7 @@ void up_usbinitialize(void)
|
|||
|
||||
/* Reset USB block */
|
||||
|
||||
regval = lpc43_getreg(LPC43_RGU_CTRL0);
|
||||
regval |= RGU_CTRL0_USB0_RST;
|
||||
lpc43_putreg(regval, LPC43_RGU_CTRL0);
|
||||
lpc43_putreg(RGU_CTRL0_USB0_RST, LPC43_RGU_CTRL0);
|
||||
|
||||
/* Reset the controller */
|
||||
|
||||
|
|
Loading…
Reference in New Issue