mirror of https://github.com/thesofproject/sof.git
drivers: imx: ipc: Add macro for interrupt_clear() on ARM64
In the case of ARM64 with GIC, the interrupts are cleared after the ISR is executed (for reference please see arm_gic_eoi() and arch/arm64/core/isr_wrapper.S from Zephyr). Thanks to this, we don't need to clear them explicitly, hence there's no need for interrupt_clear() to be defined. This commit fixes linkage problems caused by the fact that interrupt_clear() is not defined on ARM64. Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
This commit is contained in:
parent
bce47d09a9
commit
b532c31f94
|
@ -33,6 +33,16 @@
|
|||
|
||||
LOG_MODULE_REGISTER(ipc_task, CONFIG_SOF_LOG_LEVEL);
|
||||
|
||||
#ifdef CONFIG_ARM64
|
||||
/* thanks to the fact that ARM's GIC is supported
|
||||
* by Zephyr there's no need to clear interrupts
|
||||
* explicitly. This should already be done by Zephyr
|
||||
* after executing the ISR. This macro is used for
|
||||
* linkage purposes on ARM64-based platforms.
|
||||
*/
|
||||
#define interrupt_clear(irq)
|
||||
#endif /* CONFIG_ARM64 */
|
||||
|
||||
/* 389c9186-5a7d-4ad1-a02c-a02ecdadfb33 */
|
||||
DECLARE_SOF_UUID("ipc-task", ipc_task_uuid, 0x389c9186, 0x5a7d, 0x4ad1,
|
||||
0xa0, 0x2c, 0xa0, 0x2e, 0xcd, 0xad, 0xfb, 0x33);
|
||||
|
|
Loading…
Reference in New Issue