OrgACRN
/
sof
mirror of https://github.com/thesofproject/sof.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

config: set cached and uncached aliases for affected platforms 

Set cached and uncached address aliases for all Intel ADSP platforms,
supported by Zephyr.

Signed-off-by: Guennadi Liakhovetski <guennadi.liakhovetski@linux.intel.com>
This commit is contained in:
Guennadi Liakhovetski 2023-02-09 15:45:35 +01:00 committed by Liam Girdwood
parent def9d51d7d
commit 9b507ecc82
4 changed files with 32 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
config/mtl.toml
View File

@ -3,6 +3,7 @@ version = [3, 0]
[adsp]
name = "mtl"
image_size = "0x2C0000" # (22) bank * 128KB
alias_mask = "0xE0000000"
[[adsp.mem_zone]]
type = "ROM"
@ -17,6 +18,13 @@ type = "SRAM"
base = "0xa00f0000"
size = "0x100000"
[[adsp.mem_alias]]
type = "uncached"
base = "0x40000000"
[[adsp.mem_alias]]
type = "cached"
base = "0xA0000000"
[cse]
partition_name = "ADSP"
[[cse.entry]]

8
config/tgl-h-cavs.toml
View File

@ -3,6 +3,7 @@ version = [2, 5]
[adsp]
name = "tgl"
image_size = "0x1F0000" # (30 + 1) bank * 64KB
alias_mask = "0xE0000000"
[[adsp.mem_zone]]
type = "ROM"
@ -21,6 +22,13 @@ type = "LP-SRAM"
base = "0xBE800000"
size = "0x40"
[[adsp.mem_alias]]
type = "uncached"
base = "0x9E000000"
[[adsp.mem_alias]]
type = "cached"
base = "0xBE000000"
[cse]
partition_name = "ADSP"
[[cse.entry]]

8
config/tgl-h.toml
View File

@ -3,6 +3,7 @@ version = [2, 5]
[adsp]
name = "tgl"
image_size = "0x1F0000" # (30 + 1) bank * 64KB
alias_mask = "0xE0000000"
[[adsp.mem_zone]]
type = "ROM"
@ -17,6 +18,13 @@ type = "SRAM"
base = "0xBE040000"
size = "0x100000"
[[adsp.mem_alias]]
type = "uncached"
base = "0x9E000000"
[[adsp.mem_alias]]
type = "cached"
base = "0xBE000000"
[cse]
partition_name = "ADSP"
[[cse.entry]]

8
config/tgl.toml
View File

@ -3,6 +3,7 @@ version = [2, 5]
[adsp]
name = "tgl"
image_size = "0x2F0000" # (46 + 1) bank * 64KB
alias_mask = "0xE0000000"
[[adsp.mem_zone]]
type = "ROM"
@ -17,6 +18,13 @@ type = "SRAM"
base = "0xBE040000"
size = "0x100000"
[[adsp.mem_alias]]
type = "uncached"
base = "0x9E000000"
[[adsp.mem_alias]]
type = "cached"
base = "0xBE000000"
[cse]
partition_name = "ADSP"
[[cse.entry]]