281 lines
7.1 KiB
C
281 lines
7.1 KiB
C
/*
|
|
* Copyright (c) 2018-2019, NXP
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#define DT_DRV_COMPAT nxp_imx_gpio
|
|
|
|
#include <errno.h>
|
|
#include <device.h>
|
|
#include <drivers/gpio.h>
|
|
#include <soc.h>
|
|
#include <sys/util.h>
|
|
#include <gpio_imx.h>
|
|
|
|
#include "gpio_utils.h"
|
|
|
|
struct imx_gpio_config {
|
|
/* gpio_driver_config needs to be first */
|
|
struct gpio_driver_config common;
|
|
GPIO_Type *base;
|
|
};
|
|
|
|
struct imx_gpio_data {
|
|
/* gpio_driver_data needs to be first */
|
|
struct gpio_driver_data common;
|
|
/* port ISR callback routine address */
|
|
sys_slist_t callbacks;
|
|
/* pin callback routine enable flags, by pin number */
|
|
uint32_t pin_callback_enables;
|
|
};
|
|
|
|
static int imx_gpio_configure(struct device *port, gpio_pin_t pin,
|
|
gpio_flags_t flags)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
GPIO_Type *base = config->base;
|
|
|
|
if (((flags & GPIO_INPUT) != 0U) && ((flags & GPIO_OUTPUT) != 0U)) {
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
if ((flags & (GPIO_SINGLE_ENDED
|
|
| GPIO_PULL_UP
|
|
| GPIO_PULL_DOWN)) != 0U) {
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
/* Disable interrupts for pin */
|
|
GPIO_SetPinIntMode(base, pin, false);
|
|
GPIO_SetIntEdgeSelect(base, pin, false);
|
|
|
|
if ((flags & GPIO_OUTPUT) != 0U) {
|
|
/* Set output pin initial value */
|
|
if ((flags & GPIO_OUTPUT_INIT_LOW) != 0U) {
|
|
GPIO_WritePinOutput(base, pin, gpioPinClear);
|
|
} else if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0U) {
|
|
GPIO_WritePinOutput(base, pin, gpioPinSet);
|
|
}
|
|
|
|
/* Set pin as output */
|
|
WRITE_BIT(base->GDIR, pin, 1U);
|
|
} else {
|
|
/* Set pin as input */
|
|
WRITE_BIT(base->GDIR, pin, 0U);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_gpio_port_get_raw(struct device *port, uint32_t *value)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
GPIO_Type *base = config->base;
|
|
|
|
*value = GPIO_ReadPortInput(base);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_gpio_port_set_masked_raw(struct device *port,
|
|
gpio_port_pins_t mask,
|
|
gpio_port_value_t value)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
GPIO_Type *base = config->base;
|
|
|
|
GPIO_WritePortOutput(base,
|
|
(GPIO_ReadPortInput(base) & ~mask) | (value & mask));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_gpio_port_set_bits_raw(struct device *port,
|
|
gpio_port_pins_t pins)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
GPIO_Type *base = config->base;
|
|
|
|
GPIO_WritePortOutput(base, GPIO_ReadPortInput(base) | pins);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_gpio_port_clear_bits_raw(struct device *port,
|
|
gpio_port_pins_t pins)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
GPIO_Type *base = config->base;
|
|
|
|
GPIO_WritePortOutput(base, GPIO_ReadPortInput(base) & ~pins);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_gpio_port_toggle_bits(struct device *port, gpio_port_pins_t pins)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
GPIO_Type *base = config->base;
|
|
|
|
GPIO_WritePortOutput(base, GPIO_ReadPortInput(base) ^ pins);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_gpio_pin_interrupt_configure(struct device *port,
|
|
gpio_pin_t pin,
|
|
enum gpio_int_mode mode,
|
|
enum gpio_int_trig trig)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
struct imx_gpio_data *data = port->driver_data;
|
|
GPIO_Type *base = config->base;
|
|
volatile uint32_t *icr_reg;
|
|
unsigned int key;
|
|
uint32_t icr_val;
|
|
uint8_t shift;
|
|
|
|
if (((base->GDIR & BIT(pin)) != 0U)
|
|
&& (mode != GPIO_INT_MODE_DISABLED)) {
|
|
/* Interrupt on output pin not supported */
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
if ((mode == GPIO_INT_MODE_EDGE) && (trig == GPIO_INT_TRIG_LOW)) {
|
|
icr_val = 3U;
|
|
} else if ((mode == GPIO_INT_MODE_EDGE) &&
|
|
(trig == GPIO_INT_TRIG_HIGH)) {
|
|
icr_val = 2U;
|
|
} else if ((mode == GPIO_INT_MODE_LEVEL) &&
|
|
(trig == GPIO_INT_TRIG_HIGH)) {
|
|
icr_val = 1U;
|
|
} else {
|
|
icr_val = 0U;
|
|
}
|
|
|
|
if (pin < 16U) {
|
|
shift = 2U * pin;
|
|
icr_reg = &(base->ICR1);
|
|
} else if (pin < 32U) {
|
|
shift = 2U * (pin - 16U);
|
|
icr_reg = &(base->ICR2);
|
|
} else {
|
|
return -EINVAL;
|
|
}
|
|
|
|
key = irq_lock();
|
|
|
|
*icr_reg = (*icr_reg & ~(3U << shift)) | (icr_val << shift);
|
|
|
|
WRITE_BIT(base->EDGE_SEL, pin, trig == GPIO_INT_TRIG_BOTH);
|
|
WRITE_BIT(base->ISR, pin, mode != GPIO_INT_MODE_DISABLED);
|
|
WRITE_BIT(base->IMR, pin, mode != GPIO_INT_MODE_DISABLED);
|
|
WRITE_BIT(data->pin_callback_enables, pin,
|
|
mode != GPIO_INT_MODE_DISABLED);
|
|
|
|
irq_unlock(key);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_gpio_manage_callback(struct device *port,
|
|
struct gpio_callback *cb, bool set)
|
|
{
|
|
struct imx_gpio_data *data = port->driver_data;
|
|
|
|
return gpio_manage_callback(&data->callbacks, cb, set);
|
|
}
|
|
|
|
static int imx_gpio_enable_callback(struct device *port,
|
|
gpio_pin_t pin)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
struct imx_gpio_data *data = port->driver_data;
|
|
|
|
data->pin_callback_enables |= BIT(pin);
|
|
GPIO_SetPinIntMode(config->base, pin, true);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int imx_gpio_disable_callback(struct device *port,
|
|
gpio_pin_t pin)
|
|
{
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
struct imx_gpio_data *data = port->driver_data;
|
|
|
|
GPIO_SetPinIntMode(config->base, pin, false);
|
|
data->pin_callback_enables &= ~BIT(pin);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void imx_gpio_port_isr(void *arg)
|
|
{
|
|
struct device *port = (struct device *)arg;
|
|
const struct imx_gpio_config *config = port->config_info;
|
|
struct imx_gpio_data *data = port->driver_data;
|
|
uint32_t enabled_int;
|
|
|
|
enabled_int = config->base->ISR & data->pin_callback_enables;
|
|
config->base->ISR = enabled_int;
|
|
|
|
gpio_fire_callbacks(&data->callbacks, port, enabled_int);
|
|
}
|
|
|
|
static const struct gpio_driver_api imx_gpio_driver_api = {
|
|
.pin_configure = imx_gpio_configure,
|
|
.port_get_raw = imx_gpio_port_get_raw,
|
|
.port_set_masked_raw = imx_gpio_port_set_masked_raw,
|
|
.port_set_bits_raw = imx_gpio_port_set_bits_raw,
|
|
.port_clear_bits_raw = imx_gpio_port_clear_bits_raw,
|
|
.port_toggle_bits = imx_gpio_port_toggle_bits,
|
|
.pin_interrupt_configure = imx_gpio_pin_interrupt_configure,
|
|
.manage_callback = imx_gpio_manage_callback,
|
|
.enable_callback = imx_gpio_enable_callback,
|
|
.disable_callback = imx_gpio_disable_callback,
|
|
};
|
|
|
|
#define GPIO_IMX_INIT(n) \
|
|
static int imx_gpio_##n##_init(struct device *port); \
|
|
\
|
|
static const struct imx_gpio_config imx_gpio_##n##_config = { \
|
|
.common = { \
|
|
.port_pin_mask = \
|
|
GPIO_PORT_PIN_MASK_FROM_DT_INST(n), \
|
|
}, \
|
|
.base = (GPIO_Type *)DT_INST_REG_ADDR(n), \
|
|
}; \
|
|
\
|
|
static struct imx_gpio_data imx_gpio_##n##_data; \
|
|
\
|
|
DEVICE_AND_API_INIT(imx_gpio_##n, DT_INST_LABEL(n), \
|
|
imx_gpio_##n##_init, \
|
|
&imx_gpio_##n##_data, \
|
|
&imx_gpio_##n##_config, \
|
|
POST_KERNEL, \
|
|
CONFIG_KERNEL_INIT_PRIORITY_DEFAULT, \
|
|
&imx_gpio_driver_api); \
|
|
\
|
|
static int imx_gpio_##n##_init(struct device *port) \
|
|
{ \
|
|
IRQ_CONNECT(DT_INST_IRQ_BY_IDX(n, 0, irq), \
|
|
DT_INST_IRQ_BY_IDX(n, 0, priority), \
|
|
imx_gpio_port_isr, \
|
|
DEVICE_GET(imx_gpio_##n), 0); \
|
|
\
|
|
irq_enable(DT_INST_IRQ_BY_IDX(n, 0, irq)); \
|
|
\
|
|
IRQ_CONNECT(DT_INST_IRQ_BY_IDX(n, 1, irq), \
|
|
DT_INST_IRQ_BY_IDX(n, 1, priority), \
|
|
imx_gpio_port_isr, \
|
|
DEVICE_GET(imx_gpio_##n), 0); \
|
|
\
|
|
irq_enable(DT_INST_IRQ_BY_IDX(n, 1, irq)); \
|
|
\
|
|
return 0; \
|
|
}
|
|
|
|
DT_INST_FOREACH_STATUS_OKAY(GPIO_IMX_INIT)
|