93 lines
1.8 KiB
Plaintext
93 lines
1.8 KiB
Plaintext
/*
|
|
* Copyright (c) 2017 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "skeleton.dtsi"
|
|
#include <zephyr/dt-bindings/interrupt-controller/intel-ioapic.h>
|
|
|
|
/ {
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu: cpu@0 {
|
|
device_type = "cpu";
|
|
d-cache-line-size = <64>;
|
|
reg = <0>;
|
|
};
|
|
|
|
};
|
|
|
|
intc: ioapic@fec00000 {
|
|
compatible = "intel,ioapic";
|
|
#address-cells = <1>;
|
|
#interrupt-cells = <3>;
|
|
reg = <0xfec00000 0x1000>;
|
|
interrupt-controller;
|
|
};
|
|
|
|
intc_loapic: loapic@fee00000 {
|
|
compatible = "intel,loapic";
|
|
reg = <0xfee00000 0x1000>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
#address-cells = <1>;
|
|
};
|
|
|
|
dram0: memory@DT_DRAM_BASE {
|
|
device_type = "memory";
|
|
reg = <DT_ADDR(DT_DRAM_BASE) DT_DRAM_SIZE>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
|
|
uart0: uart@3f8 {
|
|
compatible = "ns16550";
|
|
reg = <0x000003f8 0x100>;
|
|
io-mapped;
|
|
clock-frequency = <1843200>;
|
|
interrupts = <4 IRQ_TYPE_LOWEST_EDGE_RISING 3>;
|
|
interrupt-parent = <&intc>;
|
|
reg-shift = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: uart@2f8 {
|
|
compatible = "ns16550";
|
|
reg = <0x000002f8 0x100>;
|
|
io-mapped;
|
|
clock-frequency = <1843200>;
|
|
interrupts = <3 IRQ_TYPE_LOWEST_EDGE_RISING 3>;
|
|
interrupt-parent = <&intc>;
|
|
reg-shift = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
hpet: hpet@fed00000 {
|
|
compatible = "intel,hpet";
|
|
reg = <0xfed00000 0x400>;
|
|
interrupts = <2 IRQ_TYPE_FIXED_EDGE_RISING 4>;
|
|
interrupt-parent = <&intc>;
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
rtc: counter: rtc@70 {
|
|
compatible = "motorola,mc146818";
|
|
reg = <0x70 0x0D 0x71 0x0D>;
|
|
interrupts = <8 IRQ_TYPE_LOWEST_EDGE_RISING 3>;
|
|
interrupt-parent = <&intc>;
|
|
alarms-count = <1>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
};
|
|
};
|