zephyr/dts/arm/nordic/nrf5340_cpuapp.dtsi

102 lines
1.9 KiB
Plaintext

/*
* Copyright (c) 2019 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <arm/armv8-m.dtsi>
#include "nrf_common.dtsi"
/ {
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu@0 {
device_type = "cpu";
compatible = "arm,cortex-m33f";
reg = <0>;
#address-cells = <1>;
#size-cells = <1>;
swo-ref-frequency = <64000000>;
mpu: mpu@e000ed90 {
compatible = "arm,armv8m-mpu";
reg = <0xe000ed90 0x40>;
};
};
};
chosen {
zephyr,flash-controller = &flash_controller;
};
soc {
sram0: memory@20000000 {
compatible = "mmio-sram";
};
sram1: memory@21000000 {
compatible = "mmio-sram";
};
peripheral@50000000 {
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x50000000 0x10000000>;
/* Common nRF5340 Application MCU
* peripheral description
*/
#include "nrf5340_cpuapp_peripherals.dtsi"
};
/* Additional Secure peripherals */
cryptocell: crypto@50844000 {
compatible = "nordic,nrf-cc312";
reg = <0x50844000 0x1000>;
label = "CRYPTOCELL";
status = "okay";
#address-cells = <1>;
#size-cells = <1>;
cryptocell312: crypto@50845000 {
compatible = "arm,cryptocell-312";
reg = <0x50845000 0x1000>;
interrupts = <68 NRF_DEFAULT_IRQ_PRIORITY>;
label = "CRYPTOCELL312";
};
};
gpiote: gpiote@5000d000 {
compatible = "nordic,nrf-gpiote";
reg = <0x5000d000 0x1000>;
interrupts = <13 5>;
status = "disabled";
label = "GPIOTE_0";
};
spu: spu@50003000 {
compatible = "nordic,nrf-spu";
reg = <0x50003000 0x1000>;
interrupts = <3 NRF_DEFAULT_IRQ_PRIORITY>;
status = "okay";
};
ficr: ficr@ff0000 {
compatible = "nordic,nrf-ficr";
reg = <0xff0000 0x1000>;
status = "okay";
};
uicr: uicr@ff8000 {
compatible = "nordic,nrf-uicr";
reg = <0xff8000 0x1000>;
status = "okay";
};
};
};
&nvic {
arm,num-irq-priority-bits = <3>;
};