zephyr/boards/riscv/mpfs_icicle/mpfs_icicle_defconfig

24 lines
532 B
Plaintext

# Copyright (c) 2020-2021 Microchip Technology Inc
# SPDX-License-Identifier: Apache-2.0
CONFIG_SOC_SERIES_RISCV64_MIV=y
CONFIG_SOC_MPFS=y
CONFIG_MPFS_HAL=n
CONFIG_BASE64=y
CONFIG_INCLUDE_RESET_VECTOR=y
CONFIG_BOARD_MPFS_ICICLE=y
CONFIG_NO_OPTIMIZATIONS=y
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_CONSOLE=y
CONFIG_UART_NS16550=y
CONFIG_RISCV_SOC_INTERRUPT_INIT=y
CONFIG_RISCV_HAS_PLIC=y
CONFIG_PLIC=y
CONFIG_RISCV_MACHINE_TIMER=y
CONFIG_GPIO=n
CONFIG_XIP=n
CONFIG_INIT_STACKS=y
CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
CONFIG_FPU=n