55 lines
1.0 KiB
C
55 lines
1.0 KiB
C
/*
|
|
* Copyright (c) 2016 RnDity Sp. z o.o.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief System/hardware module for STM32F3 processor
|
|
*/
|
|
|
|
#include <nanokernel.h>
|
|
#include <device.h>
|
|
#include <init.h>
|
|
#include <soc.h>
|
|
#include <arch/cpu.h>
|
|
#include <cortex_m/exc.h>
|
|
|
|
/**
|
|
* @brief Perform basic hardware initialization at boot.
|
|
*
|
|
* This needs to be run from the very beginning.
|
|
* So the init priority has to be 0 (zero).
|
|
*
|
|
* @return 0
|
|
*/
|
|
static int stm32f3_init(struct device *arg)
|
|
{
|
|
uint32_t key;
|
|
|
|
ARG_UNUSED(arg);
|
|
|
|
key = irq_lock();
|
|
|
|
_ClearFaults();
|
|
|
|
/* Install default handler that simply resets the CPU
|
|
* if configured in the kernel, NOP otherwise
|
|
*/
|
|
NMI_INIT();
|
|
|
|
irq_unlock(key);
|
|
|
|
/* Update CMSIS SystemCoreClock variable (HCLK) */
|
|
#ifdef CONFIG_CLOCK_CONTROL_STM32_CUBE
|
|
/* At reset, System core clock is set to 4MHz */
|
|
SystemCoreClock = 4000000;
|
|
#else
|
|
SystemCoreClock = CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC;
|
|
#endif /* CONFIG_CLOCK_CONTROL_STM32_CUBE */
|
|
return 0;
|
|
}
|
|
|
|
SYS_INIT(stm32f3_init, PRE_KERNEL_1, 0);
|