82 lines
1.6 KiB
C
82 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2019 Richard Osterloh <richard.osterloh@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
|
|
#include <soc.h>
|
|
#include <stm32_ll_bus.h>
|
|
#include <stm32_ll_pwr.h>
|
|
#include <stm32_ll_rcc.h>
|
|
#include <stm32_ll_utils.h>
|
|
#include <zephyr/drivers/clock_control.h>
|
|
#include <zephyr/sys/util.h>
|
|
#include <zephyr/drivers/clock_control/stm32_clock_control.h>
|
|
#include "clock_stm32_ll_common.h"
|
|
|
|
#if defined(STM32_PLL_ENABLED)
|
|
|
|
/**
|
|
* @brief Return PLL source
|
|
*/
|
|
__unused
|
|
static uint32_t get_pll_source(void)
|
|
{
|
|
/* Configure PLL source */
|
|
if (IS_ENABLED(STM32_PLL_SRC_HSI)) {
|
|
return LL_RCC_PLLSOURCE_HSI;
|
|
} else if (IS_ENABLED(STM32_PLL_SRC_HSE)) {
|
|
return LL_RCC_PLLSOURCE_HSE;
|
|
}
|
|
|
|
__ASSERT(0, "Invalid source");
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* @brief get the pll source frequency
|
|
*/
|
|
__unused
|
|
uint32_t get_pllsrc_frequency(void)
|
|
{
|
|
if (IS_ENABLED(STM32_PLL_SRC_HSI)) {
|
|
return STM32_HSI_FREQ;
|
|
} else if (IS_ENABLED(STM32_PLL_SRC_HSE)) {
|
|
return STM32_HSE_FREQ;
|
|
}
|
|
|
|
__ASSERT(0, "Invalid source");
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* @brief Set up pll configuration
|
|
*/
|
|
__unused
|
|
void config_pll_sysclock(void)
|
|
{
|
|
/* set power boost mode for sys clock greater than 150MHz */
|
|
if (sys_clock_hw_cycles_per_sec() >= MHZ(150)) {
|
|
LL_PWR_EnableRange1BoostMode();
|
|
}
|
|
|
|
LL_RCC_PLL_ConfigDomain_SYS(get_pll_source(),
|
|
pllm(STM32_PLL_M_DIVISOR),
|
|
STM32_PLL_N_MULTIPLIER,
|
|
pllr(STM32_PLL_R_DIVISOR));
|
|
|
|
LL_RCC_PLL_EnableDomain_SYS();
|
|
}
|
|
|
|
#endif /* defined(STM32_PLL_ENABLED) */
|
|
|
|
/**
|
|
* @brief Activate default clocks
|
|
*/
|
|
void config_enable_default_clocks(void)
|
|
{
|
|
/* Enable the power interface clock */
|
|
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
|
|
}
|