Gerard Marull-Paretas 68799d507d arch: riscv: make __soc_is_irq optional ... It looks like all SoCs in tree check if an exception comes from an IRQ the same way, so let's provide a common logic by default, still customizable if the SoC selects RISCV_SOC_ISR_CHECK. Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>		2024-01-23 09:57:57 +01:00
..
offsets	arch: riscv: offsets: fix header race condition	2024-01-19 15:13:53 +00:00
CMakeLists.txt	…
asm_macros.inc	…
coredump.c	…
cpu_idle.c	arch: riscv: idle: trace idle and call wfi	2024-01-12 09:58:31 +01:00
fatal.c	arch: riscv: use CONFIG_RISCV_MCAUSE_EXCEPTION_MASK	2024-01-15 09:58:03 +01:00
fpu.S	…
fpu.c	arch: smp: make flush_fpu_ipi a common, optional interfaces	2024-01-09 10:00:17 +01:00
irq_manage.c	riscv: irq: Set prio for dynamic and direct irqs on clic	2024-01-18 10:53:27 +01:00
irq_offload.c	…
isr.S	arch: riscv: make __soc_is_irq optional	2024-01-23 09:57:57 +01:00
pmp.S	…
pmp.c	riscv: pmp: Fix assertion for PMP misaligned start address and size	2023-10-25 10:05:24 +02:00
prep_c.c	arch: riscv: define local soc_interrupt_init prototypes	2024-01-15 09:58:03 +01:00
reboot.c	…
reset.S	arch: introduce arch_secondary_cpu_init	2024-01-09 10:00:17 +01:00
semihost.c	…
smp.c	arch: riscv: smp: define MSIP_BASE	2024-01-19 15:13:53 +00:00
switch.S	…
thread.c	…
tls.c	…
userspace.S	…
vector_table.ld	…