zephyr/boards/riscv/tlsr9518adk80d/tlsr9518adk80d_defconfig

18 lines
403 B
Plaintext

# Copyright (c) 2021 Telink Semiconductor
# SPDX-License-Identifier: Apache-2.0
CONFIG_SOC_SERIES_RISCV_TELINK_B91=y
CONFIG_SOC_RISCV_TELINK_B91=y
CONFIG_BOARD_TLSR9518ADK80D=y
CONFIG_PLIC=y
CONFIG_RISCV_MACHINE_TIMER=y
CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
CONFIG_PINMUX=y
CONFIG_UART_INTERRUPT_DRIVEN=y
CONFIG_SERIAL=y
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y
# HW DSP options
CONFIG_TELINK_B91_HWDSP=n