145 lines
3.3 KiB
C
145 lines
3.3 KiB
C
/*
|
|
* Copyright (c) 2019 Microchip Technology Inc.
|
|
* Copyright (c) 2016 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <zephyr.h>
|
|
#include <sys/sys_io.h>
|
|
#include <sys/__assert.h>
|
|
#include <power/power.h>
|
|
#include <soc.h>
|
|
#include "device_power.h"
|
|
|
|
#if defined(CONFIG_SYS_POWER_DEEP_SLEEP_STATES)
|
|
|
|
/*
|
|
* Deep Sleep
|
|
* Pros:
|
|
* Lower power dissipation, 48MHz PLL is off
|
|
* Cons:
|
|
* Longer wake latency. CPU start running on ring oscillator
|
|
* between 16 to 25 MHz. Minimum 3ms until PLL reaches lock
|
|
* frequency of 48MHz.
|
|
*
|
|
* Implementation Notes:
|
|
* We touch the Cortex-M's primary mask and base priority registers
|
|
* because we do not want to enter an ISR immediately upon wake.
|
|
* We must restore any hardware state that was modified upon sleep
|
|
* entry before allowing interrupts to be serviced. Zephyr arch level
|
|
* does not provide API's to manipulate both primary mask and base priority.
|
|
*
|
|
* DEBUG NOTES:
|
|
* If a JTAG/SWD debug probe is connected driving TRST# high and
|
|
* possibly polling the DUT then MEC1501 will not shut off its 48MHz
|
|
* PLL. Firmware should not disable JTAG/SWD in the EC subsystem
|
|
* while a probe is using the interface. This can leave the JTAG/SWD
|
|
* TAP controller in a state of requesting clocks preventing the PLL
|
|
* from being shut off.
|
|
*/
|
|
static void z_power_soc_deep_sleep(void)
|
|
{
|
|
/* Mask all exceptions and interrupts except NMI and HardFault */
|
|
__set_PRIMASK(1);
|
|
|
|
soc_deep_sleep_periph_save();
|
|
|
|
soc_deep_sleep_enable();
|
|
|
|
soc_deep_sleep_wait_clk_idle();
|
|
soc_deep_sleep_non_wake_en();
|
|
|
|
/*
|
|
* Unmask all interrupts in BASEPRI. PRIMASK is used above to
|
|
* prevent entering an ISR after unmasking in BASEPRI.
|
|
*/
|
|
__set_BASEPRI(0);
|
|
__DSB();
|
|
__WFI(); /* triggers sleep hardware */
|
|
__NOP();
|
|
__NOP();
|
|
|
|
soc_deep_sleep_disable();
|
|
|
|
soc_deep_sleep_non_wake_dis();
|
|
|
|
/* Wait for PLL to lock */
|
|
while ((PCR_REGS->OSC_ID & MCHP_PCR_OSC_ID_PLL_LOCK) == 0) {
|
|
};
|
|
|
|
soc_deep_sleep_periph_restore();
|
|
|
|
/*
|
|
* _sys_pm_power_state_exit_post_ops() is not being called
|
|
* after exiting deep sleep, so need to unmask exceptions
|
|
* and interrupts here.
|
|
*/
|
|
__set_PRIMASK(0);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_POWER_SLEEP_STATES
|
|
|
|
/*
|
|
* Light Sleep
|
|
* Pros:
|
|
* Fast wake response:
|
|
* Cons:
|
|
* Higher power dissipation, 48MHz PLL remains on.
|
|
*/
|
|
static void z_power_soc_sleep(void)
|
|
{
|
|
__set_PRIMASK(1);
|
|
|
|
soc_lite_sleep_enable();
|
|
|
|
__set_BASEPRI(0); /* Make sure wake interrupts are not masked! */
|
|
__DSB();
|
|
__WFI(); /* triggers sleep hardware */
|
|
__NOP();
|
|
__NOP();
|
|
}
|
|
#endif
|
|
|
|
/*
|
|
* Called from _sys_suspend(int32_t ticks) in subsys/power.c
|
|
* For deep sleep _sys_suspend has executed all the driver
|
|
* power management call backs.
|
|
*/
|
|
void sys_set_power_state(enum power_states state)
|
|
{
|
|
switch (state) {
|
|
#if (defined(CONFIG_SYS_POWER_SLEEP_STATES))
|
|
case SYS_POWER_STATE_SLEEP_1:
|
|
z_power_soc_sleep();
|
|
break;
|
|
#endif
|
|
#if (defined(CONFIG_SYS_POWER_DEEP_SLEEP_STATES))
|
|
case SYS_POWER_STATE_DEEP_SLEEP_1:
|
|
z_power_soc_deep_sleep();
|
|
break;
|
|
#endif
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
void _sys_pm_power_state_exit_post_ops(enum power_states state)
|
|
{
|
|
switch (state) {
|
|
#if (defined(CONFIG_SYS_POWER_SLEEP_STATES))
|
|
case SYS_POWER_STATE_SLEEP_1:
|
|
__enable_irq();
|
|
break;
|
|
#endif
|
|
#if (defined(CONFIG_SYS_POWER_DEEP_SLEEP_STATES))
|
|
case SYS_POWER_STATE_DEEP_SLEEP_1:
|
|
__enable_irq();
|
|
break;
|
|
#endif
|
|
default:
|
|
break;
|
|
}
|
|
}
|