105 lines
2.4 KiB
C
105 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2017, NXP
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <kernel.h>
|
|
#include <device.h>
|
|
#include <init.h>
|
|
#include <soc.h>
|
|
#include <fsl_common.h>
|
|
#include <fsl_clock.h>
|
|
#include <arch/cpu.h>
|
|
|
|
#define LPSCI0SRC_MCGFLLCLK (1)
|
|
|
|
/*******************************************************************************
|
|
* Variables
|
|
******************************************************************************/
|
|
|
|
static ALWAYS_INLINE void clock_init(void)
|
|
{
|
|
/*
|
|
* Core clock: 48MHz
|
|
* Bus clock: 24MHz
|
|
*/
|
|
const mcg_pll_config_t pll0Config = {
|
|
.enableMode = 0U, .prdiv = CONFIG_MCG_PRDIV0, .vdiv = CONFIG_MCG_VDIV0,
|
|
};
|
|
const sim_clock_config_t simConfig = {
|
|
.pllFllSel = 1U, /* PLLFLLSEL select PLL. */
|
|
.er32kSrc = 3U, /* ERCLK32K selection, use LPO. */
|
|
.clkdiv1 = 0x10010000U, /* SIM_CLKDIV1. */
|
|
};
|
|
|
|
const osc_config_t oscConfig = {.freq = CONFIG_OSC_XTAL0_FREQ,
|
|
.capLoad = 0,
|
|
#if defined(CONFIG_OSC_EXTERNAL)
|
|
.workMode = kOSC_ModeExt,
|
|
#elif defined(CONFIG_OSC_LOW_POWER)
|
|
.workMode = kOSC_ModeOscLowPower,
|
|
#elif defined(CONFIG_OSC_HIGH_GAIN)
|
|
.workMode = kOSC_ModeOscHighGain,
|
|
#else
|
|
#error "An oscillator mode must be defined"
|
|
#endif
|
|
.oscerConfig = {
|
|
.enableMode = kOSC_ErClkEnable,
|
|
#if (defined(FSL_FEATURE_OSC_HAS_EXT_REF_CLOCK_DIVIDER) && \
|
|
FSL_FEATURE_OSC_HAS_EXT_REF_CLOCK_DIVIDER)
|
|
.erclkDiv = 0U,
|
|
#endif
|
|
} };
|
|
|
|
CLOCK_SetSimSafeDivs();
|
|
CLOCK_InitOsc0(&oscConfig);
|
|
|
|
/* Passing the XTAL0 frequency to clock driver. */
|
|
CLOCK_SetXtal0Freq(CONFIG_OSC_XTAL0_FREQ);
|
|
|
|
CLOCK_BootToPeeMode(kMCG_OscselOsc, kMCG_PllClkSelPll0, &pll0Config);
|
|
|
|
CLOCK_SetInternalRefClkConfig(kMCG_IrclkEnable, kMCG_IrcSlow, 0);
|
|
CLOCK_SetSimConfig(&simConfig);
|
|
|
|
#ifdef CONFIG_UART_MCUX_LPSCI_0
|
|
CLOCK_SetLpsci0Clock(LPSCI0SRC_MCGFLLCLK);
|
|
#endif
|
|
#if CONFIG_USB_KINETIS
|
|
CLOCK_EnableUsbfs0Clock(kCLOCK_UsbSrcPll0,
|
|
DT_ARM_CORTEX_M0PLUS_0_CLOCK_FREQUENCY);
|
|
#endif
|
|
}
|
|
|
|
static int kl2x_init(struct device *arg)
|
|
{
|
|
ARG_UNUSED(arg);
|
|
|
|
unsigned int oldLevel; /* old interrupt lock level */
|
|
|
|
/* disable interrupts */
|
|
oldLevel = irq_lock();
|
|
|
|
/* Initialize system clock to 48 MHz */
|
|
clock_init();
|
|
|
|
/*
|
|
* install default handler that simply resets the CPU
|
|
* if configured in the kernel, NOP otherwise
|
|
*/
|
|
NMI_INIT();
|
|
|
|
/* restore interrupt state */
|
|
irq_unlock(oldLevel);
|
|
return 0;
|
|
}
|
|
|
|
void z_arm_watchdog_init(void)
|
|
{
|
|
/* Disable the watchdog */
|
|
SIM->COPC = 0;
|
|
}
|
|
|
|
SYS_INIT(kl2x_init, PRE_KERNEL_1, 0);
|