130 lines
2.4 KiB
Plaintext
130 lines
2.4 KiB
Plaintext
/*
|
|
* Copyright (c) 2019 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <xtensa/xtensa.dtsi>
|
|
#include <dt-bindings/i2c/i2c.h>
|
|
#include <mem.h>
|
|
|
|
/ {
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "cdns,tensilica-xtensa-lx4";
|
|
reg = <0>;
|
|
};
|
|
|
|
cpu1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "cdns,tensilica-xtensa-lx4";
|
|
reg = <1>;
|
|
};
|
|
|
|
cpu2: cpu@2 {
|
|
device_type = "cpu";
|
|
compatible = "cdns,tensilica-xtensa-lx4";
|
|
reg = <2>;
|
|
};
|
|
|
|
cpu3: cpu@3 {
|
|
device_type = "cpu";
|
|
compatible = "cdns,tensilica-xtensa-lx4";
|
|
reg = <3>;
|
|
};
|
|
};
|
|
|
|
sram0: memory@be000000 {
|
|
device_type = "memory";
|
|
compatible = "mmio-sram";
|
|
reg = <0xbe000000 DT_SIZE_K(1920)>;
|
|
};
|
|
|
|
sram1: memory@be800000 {
|
|
device_type = "memory";
|
|
compatible = "mmio-sram";
|
|
reg = <0xbe800000 DT_SIZE_K(64)>;
|
|
};
|
|
|
|
soc {
|
|
shim: shim@71f00 {
|
|
compatible = "intel,cavs-shim";
|
|
reg = <0x71f00 0x100>;
|
|
};
|
|
|
|
win: win@71a00 {
|
|
compatible = "intel,cavs-win";
|
|
reg = <0x71a00 0x20>;
|
|
};
|
|
|
|
l2lm: l2lm@71d00 {
|
|
compatible = "intel,cavs-l2lm";
|
|
reg = <0x71d00 0x20>;
|
|
};
|
|
|
|
core_intc: core_intc@0 {
|
|
compatible = "cdns,xtensa-core-intc";
|
|
reg = <0x00 0x400>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
};
|
|
|
|
cavs0: cavs@78800 {
|
|
compatible = "intel,cavs-intc";
|
|
reg = <0x78800 0x10>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
interrupts = <6 0 0>;
|
|
interrupt-parent = <&core_intc>;
|
|
label = "CAVS_0";
|
|
};
|
|
|
|
cavs1: cavs@78810 {
|
|
compatible = "intel,cavs-intc";
|
|
reg = <0x78810 0x10>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
interrupts = <0xA 0 0>;
|
|
interrupt-parent = <&core_intc>;
|
|
label = "CAVS_1";
|
|
};
|
|
|
|
cavs2: cavs@78820 {
|
|
compatible = "intel,cavs-intc";
|
|
reg = <0x78820 0x10>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
interrupts = <0XD 0 0>;
|
|
interrupt-parent = <&core_intc>;
|
|
label = "CAVS_2";
|
|
};
|
|
|
|
cavs3: cavs@78830 {
|
|
compatible = "intel,cavs-intc";
|
|
reg = <0x78830 0x10>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <3>;
|
|
interrupts = <0x10 0 0>;
|
|
interrupt-parent = <&core_intc>;
|
|
label = "CAVS_3";
|
|
};
|
|
|
|
idc: idc@1200 {
|
|
compatible = "intel,cavs-idc";
|
|
label = "CAVS_IDC";
|
|
reg = <0x1200 0x80>;
|
|
interrupts = <8 0 0>;
|
|
interrupt-parent = <&cavs0>;
|
|
};
|
|
|
|
tlb: tlb@3000 {
|
|
compatible = "intel,adsp-tlb";
|
|
reg = <0x3000 0x1000>;
|
|
};
|
|
};
|
|
};
|