zephyr/dts/arm/st/u5/stm32u599Xj.dtsi

27 lines
445 B
Plaintext

/*
* Copyright (c) 2023 PSICONTROL nv
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <mem.h>
#include <st/u5/stm32u599.dtsi>
/ {
sram0: memory@20000000 {
/* SRAM1 + SRAM2 + SRAM3 + SRAM5 */
reg = <0x20000000 DT_SIZE_K(2496)>;
};
sram1: memory@28000000 {
/* SRAM4 */
reg = <0x28000000 DT_SIZE_K(16)>;
};
soc {
flash-controller@40022000 {
flash0: flash@8000000 {
reg = <0x08000000 DT_SIZE_M(4)>;
};
};
};
};