d60df3d0d5
This commit changes the value of the `arch` from `riscv64` to `riscv`, so that it is in line with the rest of the RISC-V boards. Signed-off-by: Filip Kokosinski <fkokosinski@antmicro.com> |
||
---|---|---|
.. | ||
visionfive2 | ||
index.rst |