51 lines
1.1 KiB
Plaintext
51 lines
1.1 KiB
Plaintext
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
# Zephyr Kernel Configuration
|
|
CONFIG_ARM=y
|
|
CONFIG_SOC_SERIES_STM32F0X=y
|
|
|
|
# Platform Configuration
|
|
CONFIG_SOC_STM32F051X8=y
|
|
CONFIG_BOARD_STM32F0_DISCO=y
|
|
|
|
# General Kernel Options
|
|
CONFIG_CORTEX_M_SYSTICK=y
|
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=48000000
|
|
|
|
# Kernel Options due to Low Memory (8k)
|
|
CONFIG_MAIN_STACK_SIZE=640
|
|
CONFIG_IDLE_STACK_SIZE=200
|
|
CONFIG_ISR_STACK_SIZE=512
|
|
# Prevent Interrupt Vector Table in RAM
|
|
CONFIG_IS_BOOTLOADER=y
|
|
CONFIG_BOOTLOADER_SRAM_SIZE=8
|
|
|
|
# Serial Drivers
|
|
CONFIG_SERIAL=y
|
|
CONFIG_UART_INTERRUPT_DRIVEN=y
|
|
# enable console
|
|
CONFIG_CONSOLE=y
|
|
CONFIG_UART_CONSOLE=y
|
|
|
|
# Pinmux Driver
|
|
CONFIG_PINMUX=y
|
|
|
|
# GPIO Controller
|
|
CONFIG_GPIO=y
|
|
CONFIG_GPIO_STM32_PORTD=n
|
|
CONFIG_GPIO_STM32_PORTF=n
|
|
|
|
# Clock configuration
|
|
CONFIG_CLOCK_CONTROL=y
|
|
# SYSCLK selection
|
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
|
# HSE configuration
|
|
CONFIG_CLOCK_STM32_HSE_CLOCK=8000000
|
|
# PLL configuration
|
|
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
|
|
# produce 48MHz clock at PLL output
|
|
CONFIG_CLOCK_STM32_PLL_PREDIV=1
|
|
CONFIG_CLOCK_STM32_PLL_MULTIPLIER=6
|
|
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
|
|
CONFIG_CLOCK_STM32_APB1_PRESCALER=1
|