116 lines
2.7 KiB
C
116 lines
2.7 KiB
C
/*
|
|
* Copyright (c) 2019 SEAL AG
|
|
*
|
|
* Based on NXP K6x soc.c, which is:
|
|
* Copyright (c) 2014-2015 Wind River Systems, Inc.
|
|
* Copyright (c) 2016, Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <kernel.h>
|
|
#include <device.h>
|
|
#include <init.h>
|
|
#include <fsl_common.h>
|
|
#include <fsl_clock.h>
|
|
|
|
#define PLLFLLSEL_MCGFLLCLK (0)
|
|
#define PLLFLLSEL_MCGPLLCLK (1)
|
|
#define PLLFLLSEL_IRC48MHZ (3)
|
|
|
|
#define ER32KSEL_OSC32KCLK (0)
|
|
#define ER32KSEL_LPO1KHZ (3)
|
|
|
|
#define RUNM_RUN (0)
|
|
#define RUNM_VLPR (2)
|
|
#define RUNM_HSRUN (3)
|
|
|
|
static const osc_config_t osc_config = {
|
|
.freq = CONFIG_OSC_XTAL0_FREQ,
|
|
.capLoad = 0,
|
|
|
|
#if defined(CONFIG_OSC_EXTERNAL)
|
|
.workMode = kOSC_ModeExt,
|
|
#elif defined(CONFIG_OSC_LOW_POWER)
|
|
.workMode = kOSC_ModeOscLowPower,
|
|
#elif defined(CONFIG_OSC_HIGH_GAIN)
|
|
.workMode = kOSC_ModeOscHighGain,
|
|
#else
|
|
#error "An oscillator mode must be defined"
|
|
#endif
|
|
|
|
.oscerConfig = {
|
|
.enableMode = kOSC_ErClkEnable,
|
|
#if (defined(FSL_FEATURE_OSC_HAS_EXT_REF_CLOCK_DIVIDER) && \
|
|
FSL_FEATURE_OSC_HAS_EXT_REF_CLOCK_DIVIDER)
|
|
.erclkDiv = 0U,
|
|
#endif
|
|
},
|
|
};
|
|
|
|
static const mcg_pll_config_t pll0_config = {
|
|
.enableMode = 0U,
|
|
.prdiv = CONFIG_MCG_PRDIV0,
|
|
.vdiv = CONFIG_MCG_VDIV0,
|
|
};
|
|
|
|
static const sim_clock_config_t sim_config = {
|
|
/* PLLFLLSEL: select PLL. */
|
|
.pllFllSel = PLLFLLSEL_MCGPLLCLK,
|
|
/* ERCLK32K selection: use system oscillator. */
|
|
.er32kSrc = ER32KSEL_OSC32KCLK,
|
|
.clkdiv1 = SIM_CLKDIV1_OUTDIV1(CONFIG_KV5X_CORE_CLOCK_DIVIDER - 1) |
|
|
SIM_CLKDIV1_OUTDIV2(CONFIG_KV5X_BUS_CLOCK_DIVIDER - 1) |
|
|
SIM_CLKDIV1_OUTDIV3(CONFIG_KV5X_FLEXBUS_CLOCK_DIVIDER - 1) |
|
|
SIM_CLKDIV1_OUTDIV4(CONFIG_KV5X_FLASH_CLOCK_DIVIDER - 1),
|
|
};
|
|
|
|
static ALWAYS_INLINE void clk_init(void)
|
|
{
|
|
CLOCK_SetSimSafeDivs();
|
|
|
|
CLOCK_InitOsc0(&osc_config);
|
|
CLOCK_SetXtal0Freq(CONFIG_OSC_XTAL0_FREQ);
|
|
|
|
CLOCK_BootToPeeMode(kMCG_OscselOsc, kMCG_PllClkSelPll0, &pll0_config);
|
|
|
|
CLOCK_SetInternalRefClkConfig(kMCG_IrclkEnable, kMCG_IrcSlow,
|
|
CONFIG_MCG_FCRDIV);
|
|
|
|
CLOCK_SetSimConfig(&sim_config);
|
|
}
|
|
|
|
static int kv5x_init(struct device *arg)
|
|
{
|
|
ARG_UNUSED(arg);
|
|
|
|
unsigned int old_level; /* old interrupt lock level */
|
|
|
|
/* Disable interrupts */
|
|
old_level = irq_lock();
|
|
|
|
/* release I/O power hold to allow normal run state */
|
|
PMC->REGSC |= PMC_REGSC_ACKISO_MASK;
|
|
|
|
/* Switch to HSRUN mode */
|
|
SMC->PMPROT |= SMC_PMPROT_AHSRUN_MASK;
|
|
SMC->PMCTRL = (SMC->PMCTRL & ~SMC_PMCTRL_RUNM_MASK) |
|
|
SMC_PMCTRL_RUNM(RUNM_HSRUN);
|
|
|
|
/* Initialize system clocks and PLL */
|
|
clk_init();
|
|
|
|
/*
|
|
* Install default handler that simply resets the CPU if
|
|
* configured in the kernel, NOP otherwise
|
|
*/
|
|
NMI_INIT();
|
|
|
|
/* Restore interrupt state */
|
|
irq_unlock(old_level);
|
|
|
|
return 0;
|
|
}
|
|
|
|
SYS_INIT(kv5x_init, PRE_KERNEL_1, 0);
|