38 lines
813 B
C
38 lines
813 B
C
/*
|
|
* Copyright (c) 2024 Renesas Electronics Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief System/hardware module for Renesas RA8D1 family processor
|
|
*/
|
|
|
|
#include <zephyr/device.h>
|
|
#include <zephyr/init.h>
|
|
#include <zephyr/kernel.h>
|
|
#include <zephyr/arch/cpu.h>
|
|
#include <cmsis_core.h>
|
|
#include <zephyr/arch/arm/nmi.h>
|
|
#include <zephyr/irq.h>
|
|
#include <zephyr/logging/log.h>
|
|
LOG_MODULE_REGISTER(soc, CONFIG_SOC_LOG_LEVEL);
|
|
|
|
#include <bsp_api.h>
|
|
|
|
uint32_t SystemCoreClock BSP_SECTION_EARLY_INIT;
|
|
|
|
volatile uint32_t g_protect_pfswe_counter BSP_SECTION_EARLY_INIT;
|
|
|
|
/**
|
|
* @brief Perform basic hardware initialization at boot.
|
|
*
|
|
* This needs to be run from the very beginning.
|
|
*/
|
|
void soc_early_init_hook(void)
|
|
{
|
|
SystemCoreClock = BSP_MOCO_HZ;
|
|
g_protect_pfswe_counter = 0;
|
|
}
|