106 lines
2.1 KiB
C
106 lines
2.1 KiB
C
/*
|
|
* Copyright (c) 2013-2015 Wind River Systems, Inc.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief Board configuration macros for the QEMU for arm platform
|
|
*
|
|
* This header file is used to specify and describe board-level aspects for
|
|
* the 'QEMU' platform.
|
|
*/
|
|
|
|
#ifndef _BOARD__H_
|
|
#define _BOARD__H_
|
|
|
|
#include <misc/util.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* default system clock */
|
|
|
|
#define SYSCLK_DEFAULT_IOSC_HZ MHZ(12)
|
|
|
|
/* IRQs */
|
|
|
|
#define IRQ_GPIO_PORTA 0
|
|
#define IRQ_GPIO_PORTB 1
|
|
#define IRQ_GPIO_PORTC 2
|
|
#define IRQ_GPIO_PORTD 3
|
|
#define IRQ_GPIO_PORTE 4
|
|
#define IRQ_UART0 5
|
|
#define IRQ_UART1 6
|
|
#define IRQ_SSI0 7
|
|
#define IRQ_I2C0 8
|
|
#define IRQ_PWM_FAULT 9
|
|
#define IRQ_PWM_GEN0 10
|
|
#define IRQ_PWM_GEN1 11
|
|
#define IRQ_PWM_GEN2 12
|
|
#define IRQ_QEI0 13
|
|
#define IRQ_ADC0_SEQ0 14
|
|
#define IRQ_ADC0_SEQ1 15
|
|
#define IRQ_ADC0_SEQ2 16
|
|
#define IRQ_ADC0_SEQ3 17
|
|
#define IRQ_WDOG0 18
|
|
#define IRQ_TIMER0A 19
|
|
#define IRQ_TIMER0B 20
|
|
#define IRQ_TIMER1A 21
|
|
#define IRQ_TIMER1B 22
|
|
#define IRQ_TIMER2A 23
|
|
#define IRQ_TIMER2B 24
|
|
#define IRQ_ANALOG_COMP0 25
|
|
#define IRQ_ANALOG_COMP1 26
|
|
#define IRQ_RESERVED0 27
|
|
#define IRQ_SYS_CONTROL 28
|
|
#define IRQ_FLASH_MEM_CTRL 29
|
|
#define IRQ_GPIO_PORTF 30
|
|
#define IRQ_GPIO_PORTG 31
|
|
#define IRQ_RESERVED1 32
|
|
#define IRQ_UART2 33
|
|
#define IRQ_RESERVED2 34
|
|
#define IRQ_TIMER3A 35
|
|
#define IRQ_TIMER3B 36
|
|
#define IRQ_I2C1 37
|
|
#define IRQ_QEI1 38
|
|
#define IRQ_RESERVED3 39
|
|
#define IRQ_RESERVED4 40
|
|
#define IRQ_RESERVED5 41
|
|
#define IRQ_ETH 42
|
|
#define IRQ_HIBERNATION 43
|
|
|
|
#ifndef _ASMLANGUAGE
|
|
|
|
#include <device.h>
|
|
#include <misc/util.h>
|
|
#include <drivers/rand32.h>
|
|
|
|
/* uart configuration settings */
|
|
#if defined(CONFIG_UART_STELLARIS)
|
|
|
|
#define UART_IRQ_FLAGS 0
|
|
|
|
#define UART_STELLARIS_PORT_0_BASE_ADDR 0x4000C000
|
|
#define UART_STELLARIS_PORT_0_IRQ IRQ_UART0
|
|
|
|
#define UART_STELLARIS_PORT_1_BASE_ADDR 0x4000D000
|
|
#define UART_STELLARIS_PORT_1_IRQ IRQ_UART1
|
|
|
|
#define UART_STELLARIS_PORT_2_BASE_ADDR 0x4000E000
|
|
#define UART_STELLARIS_PORT_2_IRQ IRQ_UART2
|
|
|
|
#define UART_STELLARIS_CLK_FREQ SYSCLK_DEFAULT_IOSC_HZ
|
|
|
|
#endif /* CONFIG_UART_STELLARIS */
|
|
|
|
#endif /* !_ASMLANGUAGE */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* _BOARD__H_ */
|