97 lines
1.7 KiB
Plaintext
97 lines
1.7 KiB
Plaintext
/* SPDX-License-Identifier: Apache-2.0 */
|
|
|
|
/dts-v1/;
|
|
|
|
#include <mem.h>
|
|
|
|
#define DT_FLASH_SIZE DT_SIZE_K(1024)
|
|
#define DT_SRAM_SIZE DT_SIZE_K(4096)
|
|
|
|
#include <ia32.dtsi>
|
|
|
|
/ {
|
|
model = "QEMU X86";
|
|
compatible = "intel,ia32";
|
|
|
|
aliases {
|
|
uart-0 = &uart0;
|
|
uart-1 = &uart1;
|
|
};
|
|
|
|
chosen {
|
|
zephyr,sram = &sram0;
|
|
zephyr,flash = &flash_sim0;
|
|
zephyr,console = &uart0;
|
|
zephyr,shell-uart = &uart0;
|
|
zephyr,bt-uart = &uart1;
|
|
zephyr,uart-pipe = &uart1;
|
|
zephyr,bt-mon-uart = &uart1;
|
|
zephyr,code-partition = &slot0_partition;
|
|
};
|
|
|
|
soc {
|
|
eth0: eth@febc0000 {
|
|
compatible = "intel,e1000";
|
|
reg = <0xfebc0000 0x100>;
|
|
label = "eth0";
|
|
interrupts = <11 IRQ_TYPE_EDGE_RISING 3>;
|
|
interrupt-parent = <&intc>;
|
|
|
|
status = "ok";
|
|
};
|
|
};
|
|
|
|
sim_flash {
|
|
compatible = "zephyr,sim-flash";
|
|
label = "FLASH_SIMULATOR";
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
flash_sim0: flash_sim@0 {
|
|
compatible = "soc-nv-flash";
|
|
reg = <0x00000000 DT_FLASH_SIZE>;
|
|
|
|
erase-block-size = <1024>;
|
|
write-block-size = <4>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
status = "ok";
|
|
current-speed = <115200>;
|
|
};
|
|
|
|
&uart1 {
|
|
status = "ok";
|
|
current-speed = <115200>;
|
|
};
|
|
|
|
&flash_sim0 {
|
|
/*
|
|
* For more information, see:
|
|
* http://docs.zephyrproject.org/latest/guides/dts/index.html#flash-partitions
|
|
*/
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
/* Storage partition will be used by FCB/NFFS/NVS if enabled. */
|
|
storage_partition: partition@1000 {
|
|
label = "storage";
|
|
reg = <0x00001000 0x00010000>;
|
|
};
|
|
|
|
slot0_partition: partition@11000 {
|
|
label = "image-0";
|
|
reg = <0x00011000 0x00010000>;
|
|
};
|
|
slot1_partition: partition@21000 {
|
|
label = "image-1";
|
|
reg = <0x00021000 0x00010000>;
|
|
};
|
|
};
|
|
};
|