171 lines
4.6 KiB
C
171 lines
4.6 KiB
C
/*
|
|
* Copyright (c) 2013-2014 Wind River Systems, Inc.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief Full C support initialization
|
|
*
|
|
*
|
|
* Initialization of full C support: zero the .bss, copy the .data if XIP,
|
|
* call z_cstart().
|
|
*
|
|
* Stack is available in this module, but not the global data/bss until their
|
|
* initialization is performed.
|
|
*/
|
|
|
|
#include <kernel.h>
|
|
#include <zephyr/types.h>
|
|
#include <toolchain.h>
|
|
#include <linker/linker-defs.h>
|
|
#include <kernel_internal.h>
|
|
#include <arch/cpu.h>
|
|
#if defined(CONFIG_CPU_CORTEX_M)
|
|
#include <arch/arm/cortex_m/cmsis.h>
|
|
#elif defined(CONFIG_ARMV7_R)
|
|
#include <cortex_r/stack.h>
|
|
#endif
|
|
|
|
#if defined(__GNUC__)
|
|
/*
|
|
* GCC can detect if memcpy is passed a NULL argument, however one of
|
|
* the cases of relocate_vector_table() it is valid to pass NULL, so we
|
|
* suppress the warning for this case. We need to do this before
|
|
* string.h is included to get the declaration of memcpy.
|
|
*/
|
|
#pragma GCC diagnostic push
|
|
#pragma GCC diagnostic ignored "-Wnonnull"
|
|
#endif
|
|
|
|
#include <string.h>
|
|
|
|
#ifdef CONFIG_CPU_CORTEX_M_HAS_VTOR
|
|
|
|
#ifdef CONFIG_XIP
|
|
#define VECTOR_ADDRESS ((uintptr_t)_vector_start)
|
|
#else
|
|
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
|
|
#endif
|
|
static inline void relocate_vector_table(void)
|
|
{
|
|
SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
|
|
__DSB();
|
|
__ISB();
|
|
}
|
|
|
|
#else
|
|
|
|
#if defined(CONFIG_SW_VECTOR_RELAY)
|
|
Z_GENERIC_SECTION(.vt_pointer_section) void *_vector_table_pointer;
|
|
#endif
|
|
|
|
#define VECTOR_ADDRESS 0
|
|
|
|
void __weak relocate_vector_table(void)
|
|
{
|
|
#if defined(CONFIG_XIP) && (CONFIG_FLASH_BASE_ADDRESS != 0) || \
|
|
!defined(CONFIG_XIP) && (CONFIG_SRAM_BASE_ADDRESS != 0)
|
|
size_t vector_size = (size_t)_vector_end - (size_t)_vector_start;
|
|
(void)memcpy(VECTOR_ADDRESS, _vector_start, vector_size);
|
|
#elif defined(CONFIG_SW_VECTOR_RELAY)
|
|
_vector_table_pointer = _vector_start;
|
|
#endif
|
|
}
|
|
|
|
#if defined(__GNUC__)
|
|
#pragma GCC diagnostic pop
|
|
#endif
|
|
|
|
#endif /* CONFIG_CPU_CORTEX_M_HAS_VTOR */
|
|
|
|
#ifdef CONFIG_FLOAT
|
|
static inline void enable_floating_point(void)
|
|
{
|
|
/*
|
|
* Upon reset, the Co-Processor Access Control Register is 0x00000000.
|
|
* Enable CP10 and CP11 Co-Processors to enable access to floating
|
|
* point registers.
|
|
*/
|
|
#if defined(CONFIG_USERSPACE)
|
|
/* Full access */
|
|
SCB->CPACR |= CPACR_CP10_FULL_ACCESS | CPACR_CP11_FULL_ACCESS;
|
|
#else
|
|
/* Privileged access only */
|
|
SCB->CPACR |= CPACR_CP10_PRIV_ACCESS | CPACR_CP11_PRIV_ACCESS;
|
|
#endif /* CONFIG_USERSPACE */
|
|
/*
|
|
* Upon reset, the FPU Context Control Register is 0xC0000000
|
|
* (both Automatic and Lazy state preservation is enabled).
|
|
*/
|
|
#if !defined(CONFIG_FP_SHARING)
|
|
/* Default mode is Unshared FP registers mode. We disable the
|
|
* automatic stacking of FP registers (automatic setting of
|
|
* FPCA bit in the CONTROL register), upon exception entries,
|
|
* as the FP registers are to be used by a single context (and
|
|
* the use of FP registers in ISRs is not supported). This
|
|
* configuration improves interrupt latency and decreases the
|
|
* stack memory requirement for the (single) thread that makes
|
|
* use of the FP co-processor.
|
|
*/
|
|
FPU->FPCCR &= (~(FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk));
|
|
#else
|
|
/*
|
|
* Enable both automatic and lazy state preservation of the FP context.
|
|
* The FPCA bit of the CONTROL register will be automatically set, if
|
|
* the thread uses the floating point registers. Because of lazy state
|
|
* preservation the volatile FP registers will not be stacked upon
|
|
* exception entry, however, the required area in the stack frame will
|
|
* be reserved for them. This configuration improves interrupt latency.
|
|
* The registers will eventually be stacked when the thread is swapped
|
|
* out during context-switch.
|
|
*/
|
|
FPU->FPCCR = FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk;
|
|
#endif /* CONFIG_FP_SHARING */
|
|
|
|
/* Make the side-effects of modifying the FPCCR be realized
|
|
* immediately.
|
|
*/
|
|
__DSB();
|
|
__ISB();
|
|
|
|
/* Initialize the Floating Point Status and Control Register. */
|
|
__set_FPSCR(0);
|
|
|
|
/*
|
|
* Note:
|
|
* The use of the FP register bank is enabled, however the FP context
|
|
* will be activated (FPCA bit on the CONTROL register) in the presence
|
|
* of floating point instructions.
|
|
*/
|
|
}
|
|
#else
|
|
static inline void enable_floating_point(void)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
extern FUNC_NORETURN void z_cstart(void);
|
|
/**
|
|
*
|
|
* @brief Prepare to and run C code
|
|
*
|
|
* This routine prepares for the execution of and runs C code.
|
|
*
|
|
* @return N/A
|
|
*/
|
|
void z_arm_prep_c(void)
|
|
{
|
|
relocate_vector_table();
|
|
enable_floating_point();
|
|
z_bss_zero();
|
|
z_data_copy();
|
|
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
|
|
z_arm_init_stacks();
|
|
#endif
|
|
z_arm_int_lib_init();
|
|
z_cstart();
|
|
CODE_UNREACHABLE;
|
|
}
|