172 lines
3.4 KiB
C
172 lines
3.4 KiB
C
/*
|
|
* Copyright (c) 2018 Linaro Limited.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief x86 specific sycall header
|
|
*
|
|
* This header contains the x86 specific sycall interface. It is
|
|
* included by the syscall interface architecture-abstraction header
|
|
* (include/arch/syscall.h)
|
|
*/
|
|
|
|
#ifndef ZEPHYR_INCLUDE_ARCH_X86_SYSCALL_H_
|
|
#define ZEPHYR_INCLUDE_ARCH_X86_SYSCALL_H_
|
|
|
|
#define USER_CODE_SEG 0x2b /* at dpl=3 */
|
|
#define USER_DATA_SEG 0x33 /* at dpl=3 */
|
|
|
|
#ifdef CONFIG_USERSPACE
|
|
#ifndef _ASMLANGUAGE
|
|
|
|
#include <zephyr/types.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Syscall invocation macros. x86-specific machine constraints used to ensure
|
|
* args land in the proper registers, see implementation of
|
|
* _x86_syscall_entry_stub in userspace.S
|
|
*
|
|
* the entry stub clobbers EDX and ECX on IAMCU systems
|
|
*/
|
|
|
|
static inline u32_t _arch_syscall_invoke6(u32_t arg1, u32_t arg2, u32_t arg3,
|
|
u32_t arg4, u32_t arg5, u32_t arg6,
|
|
u32_t call_id)
|
|
{
|
|
u32_t ret;
|
|
|
|
__asm__ volatile("push %%ebp\n\t"
|
|
"mov %[arg6], %%ebp\n\t"
|
|
"int $0x80\n\t"
|
|
"pop %%ebp\n\t"
|
|
: "=a" (ret)
|
|
#ifdef CONFIG_X86_IAMCU
|
|
, "=d" (arg2), "=c" (arg3)
|
|
#endif
|
|
: "S" (call_id), "a" (arg1), "d" (arg2),
|
|
"c" (arg3), "b" (arg4), "D" (arg5),
|
|
[arg6] "m" (arg6)
|
|
: "memory", "esp");
|
|
return ret;
|
|
}
|
|
|
|
static inline u32_t _arch_syscall_invoke5(u32_t arg1, u32_t arg2, u32_t arg3,
|
|
u32_t arg4, u32_t arg5, u32_t call_id)
|
|
{
|
|
u32_t ret;
|
|
|
|
__asm__ volatile("int $0x80"
|
|
: "=a" (ret)
|
|
#ifdef CONFIG_X86_IAMCU
|
|
, "=d" (arg2), "=c" (arg3)
|
|
#endif
|
|
: "S" (call_id), "a" (arg1), "d" (arg2),
|
|
"c" (arg3), "b" (arg4), "D" (arg5)
|
|
: "memory");
|
|
return ret;
|
|
}
|
|
|
|
static inline u32_t _arch_syscall_invoke4(u32_t arg1, u32_t arg2, u32_t arg3,
|
|
u32_t arg4, u32_t call_id)
|
|
{
|
|
u32_t ret;
|
|
|
|
__asm__ volatile("int $0x80"
|
|
: "=a" (ret)
|
|
#ifdef CONFIG_X86_IAMCU
|
|
, "=d" (arg2), "=c" (arg3)
|
|
#endif
|
|
: "S" (call_id), "a" (arg1), "d" (arg2), "c" (arg3),
|
|
"b" (arg4)
|
|
: "memory");
|
|
return ret;
|
|
}
|
|
|
|
static inline u32_t _arch_syscall_invoke3(u32_t arg1, u32_t arg2, u32_t arg3,
|
|
u32_t call_id)
|
|
{
|
|
u32_t ret;
|
|
|
|
__asm__ volatile("int $0x80"
|
|
: "=a" (ret)
|
|
#ifdef CONFIG_X86_IAMCU
|
|
, "=d" (arg2), "=c" (arg3)
|
|
#endif
|
|
: "S" (call_id), "a" (arg1), "d" (arg2), "c" (arg3)
|
|
: "memory");
|
|
return ret;
|
|
}
|
|
|
|
static inline u32_t _arch_syscall_invoke2(u32_t arg1, u32_t arg2, u32_t call_id)
|
|
{
|
|
u32_t ret;
|
|
|
|
__asm__ volatile("int $0x80"
|
|
: "=a" (ret)
|
|
#ifdef CONFIG_X86_IAMCU
|
|
, "=d" (arg2)
|
|
#endif
|
|
: "S" (call_id), "a" (arg1), "d" (arg2)
|
|
: "memory"
|
|
#ifdef CONFIG_X86_IAMCU
|
|
, "ecx"
|
|
#endif
|
|
);
|
|
return ret;
|
|
}
|
|
|
|
static inline u32_t _arch_syscall_invoke1(u32_t arg1, u32_t call_id)
|
|
{
|
|
u32_t ret;
|
|
|
|
__asm__ volatile("int $0x80"
|
|
: "=a" (ret)
|
|
: "S" (call_id), "a" (arg1)
|
|
: "memory"
|
|
#ifdef CONFIG_X86_IAMCU
|
|
, "edx", "ecx"
|
|
#endif
|
|
);
|
|
return ret;
|
|
}
|
|
|
|
static inline u32_t _arch_syscall_invoke0(u32_t call_id)
|
|
{
|
|
u32_t ret;
|
|
|
|
__asm__ volatile("int $0x80"
|
|
: "=a" (ret)
|
|
: "S" (call_id)
|
|
: "memory"
|
|
#ifdef CONFIG_X86_IAMCU
|
|
, "edx", "ecx"
|
|
#endif
|
|
);
|
|
return ret;
|
|
}
|
|
|
|
static inline int _arch_is_user_context(void)
|
|
{
|
|
int cs;
|
|
|
|
/* On x86, read the CS register (which cannot be manually set) */
|
|
__asm__ volatile ("mov %%cs, %[cs_val]" : [cs_val] "=r" (cs));
|
|
|
|
return cs == USER_CODE_SEG;
|
|
}
|
|
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* _ASMLANGUAGE */
|
|
#endif /* CONFIG_USERSPACE */
|
|
#endif /* ZEPHYR_INCLUDE_ARCH_X86_SYSCALL_H_ */
|