120 lines
3.3 KiB
C
120 lines
3.3 KiB
C
/* quark_se_clock_control.c - Clock controller driver for Quark SE */
|
|
|
|
/*
|
|
* Copyright (c) 2015 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <kernel.h>
|
|
#include <arch/cpu.h>
|
|
|
|
#include <misc/__assert.h>
|
|
#include <board.h>
|
|
#include <device.h>
|
|
#include <init.h>
|
|
|
|
#include <sys_io.h>
|
|
|
|
#include <clock_control.h>
|
|
#include <clock_control/quark_se_clock_control.h>
|
|
|
|
#define SYS_LOG_LEVEL CONFIG_SYS_LOG_CLOCK_CONTROL_LEVEL
|
|
#include <logging/sys_log.h>
|
|
|
|
struct quark_se_clock_control_config {
|
|
u32_t base_address;
|
|
};
|
|
|
|
static inline int quark_se_clock_control_on(struct device *dev,
|
|
clock_control_subsys_t sub_system)
|
|
{
|
|
const struct quark_se_clock_control_config *info = dev->config->config_info;
|
|
u32_t subsys = POINTER_TO_INT(sub_system);
|
|
|
|
if (sub_system == CLOCK_CONTROL_SUBSYS_ALL) {
|
|
SYS_LOG_DBG("Enabling all clock gates on dev %p", dev);
|
|
sys_write32(0xffffffff, info->base_address);
|
|
|
|
return 0;
|
|
}
|
|
|
|
SYS_LOG_DBG("Enabling clock gate on dev %p subsystem %u", dev, subsys);
|
|
|
|
return sys_test_and_set_bit(info->base_address, subsys);
|
|
}
|
|
|
|
static inline int quark_se_clock_control_off(struct device *dev,
|
|
clock_control_subsys_t sub_system)
|
|
{
|
|
const struct quark_se_clock_control_config *info = dev->config->config_info;
|
|
u32_t subsys = POINTER_TO_INT(sub_system);
|
|
|
|
if (sub_system == CLOCK_CONTROL_SUBSYS_ALL) {
|
|
SYS_LOG_DBG("Disabling all clock gates on dev %p", dev);
|
|
sys_write32(0x00000000, info->base_address);
|
|
|
|
return 0;
|
|
}
|
|
|
|
SYS_LOG_DBG("clock gate on dev %p subsystem %u", dev, subsys);
|
|
|
|
return sys_test_and_clear_bit(info->base_address, subsys);
|
|
}
|
|
|
|
static const struct clock_control_driver_api quark_se_clock_control_api = {
|
|
.on = quark_se_clock_control_on,
|
|
.off = quark_se_clock_control_off,
|
|
.get_rate = NULL,
|
|
};
|
|
|
|
int quark_se_clock_control_init(struct device *dev)
|
|
{
|
|
SYS_LOG_DBG("Quark Se clock controller driver initialized on device: "
|
|
"%p", dev);
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_CLOCK_CONTROL_QUARK_SE_PERIPHERAL
|
|
|
|
static struct quark_se_clock_control_config clock_quark_se_peripheral_config = {
|
|
.base_address = CLOCK_PERIPHERAL_BASE_ADDR
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(clock_quark_se_peripheral,
|
|
CONFIG_CLOCK_CONTROL_QUARK_SE_PERIPHERAL_DRV_NAME,
|
|
&quark_se_clock_control_init,
|
|
NULL, &clock_quark_se_peripheral_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
|
|
&quark_se_clock_control_api);
|
|
|
|
#endif /* CONFIG_CLOCK_CONTROL_QUARK_SE_PERIPHERAL */
|
|
#ifdef CONFIG_CLOCK_CONTROL_QUARK_SE_EXTERNAL
|
|
|
|
static struct quark_se_clock_control_config clock_quark_se_external_config = {
|
|
.base_address = CLOCK_EXTERNAL_BASE_ADDR
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(clock_quark_se_external,
|
|
CONFIG_CLOCK_CONTROL_QUARK_SE_EXTERNAL_DRV_NAME,
|
|
&quark_se_clock_control_init,
|
|
NULL, &clock_quark_se_external_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
|
|
&quark_se_clock_control_api);
|
|
|
|
#endif /* CONFIG_CLOCK_CONTROL_QUARK_SE_EXTERNAL */
|
|
#ifdef CONFIG_CLOCK_CONTROL_QUARK_SE_SENSOR
|
|
|
|
static struct quark_se_clock_control_config clock_quark_se_sensor_config = {
|
|
.base_address = CLOCK_SENSOR_BASE_ADDR
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(clock_quark_se_sensor,
|
|
CONFIG_CLOCK_CONTROL_QUARK_SE_SENSOR_DRV_NAME,
|
|
&quark_se_clock_control_init,
|
|
NULL, &clock_quark_se_sensor_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
|
|
&quark_se_clock_control_api);
|
|
|
|
#endif /* CONFIG_CLOCK_CONTROL_QUARK_SE_SENSOR */
|