301 lines
6.9 KiB
Plaintext
301 lines
6.9 KiB
Plaintext
/*
|
|
* Copyright (c) 2019 STMicroelectronics
|
|
* Copyright (c) 2019 Centaur Analytics, Inc
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <mem.h>
|
|
#include <arm/armv7-m.dtsi>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/clock/stm32_clock.h>
|
|
#include <dt-bindings/i2c/i2c.h>
|
|
|
|
/ {
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-m4";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
retram: memory0@0 {
|
|
device_type = "memory";
|
|
compatible = "mmio-sram";
|
|
reg = <0x00000000 DT_SIZE_K(64)>;
|
|
};
|
|
mcusram: memory1@10000000 {
|
|
device_type = "memory";
|
|
compatible = "mmio-sram";
|
|
reg = <0x10000000 DT_SIZE_K(256)>;
|
|
};
|
|
|
|
soc {
|
|
rcc: rcc@50000000 {
|
|
compatible = "st,stm32-rcc";
|
|
reg = <0x50000000 0x1000>;
|
|
#clock-cells = <2>;
|
|
label = "STM32_CLK_RCC";
|
|
};
|
|
|
|
pinctrl: pin-controller@50002000 {
|
|
compatible = "st,stm32-pinmux";
|
|
reg = <0x50002000 0x9000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
gpioa: gpio@50002000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x50002000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000001>;
|
|
label = "GPIOA";
|
|
};
|
|
|
|
gpiob: gpio@50003000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x50003000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000002>;
|
|
label = "GPIOB";
|
|
};
|
|
|
|
gpioc: gpio@50004000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x50004000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000004>;
|
|
label = "GPIOC";
|
|
};
|
|
|
|
gpiod: gpio@50005000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x50005000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000008>;
|
|
label = "GPIOD";
|
|
};
|
|
|
|
gpioe: gpio@50006000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x50006000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000010>;
|
|
label = "GPIOE";
|
|
};
|
|
|
|
gpiof: gpio@50007000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x50007000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000020>;
|
|
label = "GPIOF";
|
|
};
|
|
|
|
gpiog: gpio@50008000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x50008000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000040>;
|
|
label = "GPIOG";
|
|
};
|
|
|
|
gpioh: gpio@50009000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x50009000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000080>;
|
|
label = "GPIOH";
|
|
};
|
|
|
|
gpioi: gpio@5000a000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x5000a000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000100>;
|
|
label = "GPIOI";
|
|
};
|
|
|
|
gpioj: gpio@5000b000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x5000b000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000200>;
|
|
label = "GPIOJ";
|
|
};
|
|
|
|
gpiok: gpio@5000c000 {
|
|
compatible = "st,stm32-gpio";
|
|
reg = <0x5000c000 0x400>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000400>;
|
|
label = "GPIOK";
|
|
};
|
|
};
|
|
|
|
wwdg1: watchdog@4000a000 {
|
|
compatible = "st,stm32-window-watchdog";
|
|
reg = <0x4000A000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00000800>;
|
|
label = "WWDG_1";
|
|
interrupts = <0 7>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi1: spi@44004000 {
|
|
compatible = "st,stm32-spi-fifo", "st,stm32-spi";
|
|
reg = <0x44004000 0x400>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x100>;
|
|
interrupts = <35 5>;
|
|
label = "SPI_1";
|
|
};
|
|
|
|
spi2: spi@4400b000 {
|
|
compatible = "st,stm32-spi-fifo", "st,stm32-spi";
|
|
reg = <0x4400b000 0x400>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x800>;
|
|
interrupts = <36 5>;
|
|
label = "SPI_2";
|
|
};
|
|
|
|
spi3: spi@4400c000 {
|
|
compatible = "st,stm32-spi-fifo", "st,stm32-spi";
|
|
reg = <0x4400c000 0x400>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x1000>;
|
|
interrupts = <51 5>;
|
|
label = "SPI_3";
|
|
};
|
|
|
|
spi4: spi@44005000 {
|
|
compatible = "st,stm32-spi-fifo", "st,stm32-spi";
|
|
reg = <0x44005000 0x400>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x200>;
|
|
interrupts = <84 5>;
|
|
label = "SPI_4";
|
|
};
|
|
|
|
spi5: spi@44009000 {
|
|
compatible = "st,stm32-spi-fifo", "st,stm32-spi";
|
|
reg = <0x44009000 0x400>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x400>;
|
|
interrupts = <85 5>;
|
|
label = "SPI_5";
|
|
};
|
|
|
|
usart2: serial@4000e000 {
|
|
compatible = "st,stm32-usart", "st,stm32-uart";
|
|
reg = <0x4000e000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00004000>;
|
|
interrupts = <38 0>;
|
|
status = "disabled";
|
|
label = "UART_2";
|
|
};
|
|
|
|
usart3: serial@4000f000 {
|
|
compatible = "st,stm32-usart", "st,stm32-uart";
|
|
reg = <0x4000f000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00008000>;
|
|
interrupts = <39 0>;
|
|
status = "disabled";
|
|
label = "UART_3";
|
|
};
|
|
|
|
uart4: serial@40010000 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40010000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00010000>;
|
|
interrupts = <52 0>;
|
|
status = "disabled";
|
|
label = "UART_4";
|
|
};
|
|
|
|
uart5: serial@40011000 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40011000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>;
|
|
interrupts = <53 0>;
|
|
status = "disabled";
|
|
label = "UART_5";
|
|
};
|
|
|
|
usart6: serial@44003000 {
|
|
compatible = "st,stm32-usart", "st,stm32-uart";
|
|
reg = <0x44003000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00002000>;
|
|
interrupts = <71 0>;
|
|
status = "disabled";
|
|
label = "UART_6";
|
|
};
|
|
|
|
uart7: serial@40018000 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40018000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00040000>;
|
|
interrupts = <82 0>;
|
|
status = "disabled";
|
|
label = "UART_7";
|
|
};
|
|
|
|
uart8: serial@40019000 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40019000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00080000>;
|
|
interrupts = <83 0>;
|
|
status = "disabled";
|
|
label = "UART_8";
|
|
};
|
|
|
|
i2c5: i2c@40015000 {
|
|
compatible = "st,stm32-i2c-v2";
|
|
clock-frequency = <I2C_BITRATE_STANDARD>;
|
|
reg = <0x40015000 0x400>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x01000000>;
|
|
interrupt-names = "event", "error";
|
|
interrupts = <107 0>, <108 0>;
|
|
status = "disabled";
|
|
label = "I2C_5";
|
|
};
|
|
|
|
mailbox: mailbox@4c001000 {
|
|
compatible = "st,stm32-ipcc-mailbox";
|
|
reg = <0x4c001000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB3 0x00001000>;
|
|
interrupts = <103 0>, <104 0>;
|
|
interrupt-names = "rxo", "txf";
|
|
status = "disabled";
|
|
label = "MAILBOX_0";
|
|
};
|
|
};
|
|
};
|
|
|
|
&nvic {
|
|
arm,num-irq-priority-bits = <4>;
|
|
};
|