210 lines
4.1 KiB
Plaintext
210 lines
4.1 KiB
Plaintext
/*
|
|
* Copyright (c) 2017, NXP
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <arm/armv7-m.dtsi>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
/ {
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-m4";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
soc {
|
|
|
|
ddr_code: code@10000000 {
|
|
compatible = "nxp,imx-code-bus";
|
|
reg = <0x10000000 0xfff0000>;
|
|
label = "DDR CODE";
|
|
};
|
|
|
|
ddr_sys: memory@80000000 {
|
|
device_type = "memory";
|
|
compatible = "nxp,imx-sys-bus";
|
|
reg = <0x80000000 0x60000000>;
|
|
label = "DDR SYSTEM";
|
|
};
|
|
|
|
tcml_code: code@1fff8000 {
|
|
compatible = "nxp,imx-code-bus";
|
|
reg = <0x1fff8000 0x8000>;
|
|
label = "TCML CODE";
|
|
};
|
|
|
|
tcmu_sys: memory@20000000 {
|
|
device_type = "memory";
|
|
compatible = "nxp,imx-sys-bus";
|
|
reg = <0x20000000 0x8000>;
|
|
label = "TCMU SYSTEM";
|
|
};
|
|
|
|
ocram_code: code@900000 {
|
|
compatible = "nxp,imx-code-bus";
|
|
reg = <0x00900000 0x20000>;
|
|
label = "OCRAM CODE";
|
|
};
|
|
|
|
ocram_sys: memory@20200000 {
|
|
device_type = "memory";
|
|
compatible = "nxp,imx-sys-bus";
|
|
reg = <0x20200000 0x20000>;
|
|
label = "OCRAM SYSTEM";
|
|
};
|
|
|
|
ocram_s_code: code@20180000 {
|
|
compatible = "nxp,imx-code-bus";
|
|
reg = <0x20180000 0x8000>;
|
|
label = "OCRAM_S CODE";
|
|
};
|
|
|
|
ocram_s_sys: memory@180000 {
|
|
device_type = "memory";
|
|
compatible = "nxp,imx-sys-bus";
|
|
reg = <0x00180000 0x8000>;
|
|
label = "OCRAM_S SYSTEM";
|
|
};
|
|
|
|
gpio1: gpio@30200000 {
|
|
compatible = "nxp,imx-gpio";
|
|
reg = <0x30200000 0x10000>;
|
|
interrupts = <64 0>, <65 0>;
|
|
label = "GPIO_1";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio2: gpio@30210000 {
|
|
compatible = "nxp,imx-gpio";
|
|
reg = <0x30210000 0x10000>;
|
|
interrupts = <66 0>, <67 0>;
|
|
label = "GPIO_2";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio3: gpio@30220000 {
|
|
compatible = "nxp,imx-gpio";
|
|
reg = <0x30220000 0x10000>;
|
|
interrupts = <68 0>, <69 0>;
|
|
label = "GPIO_3";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio4: gpio@30230000 {
|
|
compatible = "nxp,imx-gpio";
|
|
reg = <0x30230000 0x10000>;
|
|
interrupts = <70 0>, <71 0>;
|
|
label = "GPIO_4";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio5: gpio@30240000 {
|
|
compatible = "nxp,imx-gpio";
|
|
reg = <0x30240000 0x10000>;
|
|
interrupts = <72 0>, <73 0>;
|
|
label = "GPIO_5";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio6: gpio@30250000 {
|
|
compatible = "nxp,imx-gpio";
|
|
reg = <0x30250000 0x10000>;
|
|
interrupts = <74 0>, <75 0>;
|
|
label = "GPIO_6";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio7: gpio@30260000 {
|
|
compatible = "nxp,imx-gpio";
|
|
reg = <0x30260000 0x10000>;
|
|
interrupts = <76 0>, <77 0>;
|
|
label = "GPIO_7";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
/* For now only uart2 is supported and
|
|
* tested with the serial driver
|
|
*/
|
|
uart1: uart@30860000 {
|
|
compatible = "nxp,imx-uart";
|
|
reg = <0x30860000 0x10000>;
|
|
interrupts = <26 3>;
|
|
label = "UART_1";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart2: uart@30890000 {
|
|
compatible = "nxp,imx-uart";
|
|
reg = <0x30890000 0x10000>;
|
|
interrupts = <27 3>;
|
|
label = "UART_2";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart3: uart@30880000 {
|
|
compatible = "nxp,imx-uart";
|
|
reg = <0x30880000 0x10000>;
|
|
interrupts = <28 3>;
|
|
label = "UART_3";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart4: uart@30A60000 {
|
|
compatible = "nxp,imx-uart";
|
|
reg = <0x30A60000 0x10000>;
|
|
interrupts = <29 3>;
|
|
label = "UART_4";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart5: uart@30A70000 {
|
|
compatible = "nxp,imx-uart";
|
|
reg = <0x30A70000 0x10000>;
|
|
interrupts = <30 3>;
|
|
label = "UART_5";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart6: uart@30A80000 {
|
|
compatible = "nxp,imx-uart";
|
|
reg = <0x30A80000 0x10000>;
|
|
interrupts = <16 3>;
|
|
label = "UART_6";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart7: uart@30A90000 {
|
|
compatible = "nxp,imx-uart";
|
|
reg = <0x30A90000 0x10000>;
|
|
interrupts = <126 3>;
|
|
label = "UART_7";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
&nvic {
|
|
arm,num-irq-priority-bits = <4>;
|
|
};
|