069bcbcb7f
This adds new NXP mailbox driver for MBOX device. NXP mailbox IP driver supports sending data between cores. It uses 32 bit register to trigger irq to other core. This driver implementation uses 4 bits for channel selection of triggering mode, 4 bits for channel selection of data transfer and rest 24 bits for data. NXP mailbox IP Reference Manual UM11126, Chapter 52. https://www.nxp.com/webapp/Download?colCode=UM11126 Signed-off-by: Tomas Galbicka <tomas.galbicka@nxp.com> |
||
|---|---|---|
| .. | ||
| andestech,plic-sw.yaml | ||
| mailbox-controller.yaml | ||
| microchip,mpfs-mailbox.yaml | ||
| nordic,mbox-nrf-ipc.yaml | ||
| nxp,mbox-imx-mu.yaml | ||
| nxp,mbox-mailbox.yaml | ||
| nxp,s32-mru.yaml | ||