59 lines
1.3 KiB
Plaintext
59 lines
1.3 KiB
Plaintext
/*
|
|
* Copyright (c) 2018 - 2019 Antmicro <www.antmicro.com>
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "litex,vexriscv", "litex-dev";
|
|
model = "litex,vexriscv";
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cpu@0 {
|
|
clock-frequency = <100000000>;
|
|
compatible = "spinalhdl,vexriscv", "riscv";
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
riscv,isa = "rv32imac";
|
|
status = "okay";
|
|
timebase-frequency = <32768>;
|
|
};
|
|
};
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "litex,vexriscv";
|
|
ranges;
|
|
intc0: interrupt-controller@bc0 {
|
|
#interrupt-cells = <2>;
|
|
compatible = "vexriscv,intc0";
|
|
interrupt-controller;
|
|
reg = <0xbc0 0x4 0xfc0 0x4>;
|
|
reg-names = "irq_mask", "irq_pending";
|
|
riscv,max-priority = <7>;
|
|
riscv,ndev = <52>;
|
|
};
|
|
uart0: serial@e0001800 {
|
|
compatible = "litex,uart0";
|
|
interrupt-parent = <&intc0>;
|
|
interrupts = <2 10>;
|
|
reg = <0xe0001800 0x18>;
|
|
reg-names = "control";
|
|
label = "uart0";
|
|
status = "disabled";
|
|
};
|
|
timer0: serial@e0002800 {
|
|
compatible = "litex,timer0";
|
|
interrupt-parent = <&intc0>;
|
|
interrupts = <1 0>;
|
|
reg = <0xe0002800 0x40>;
|
|
reg-names = "control";
|
|
label = "timer0";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|