108 lines
3.4 KiB
C
108 lines
3.4 KiB
C
/* aux_regs.h - ARCv2 auxiliary registers definitions */
|
|
|
|
/*
|
|
* Copyright (c) 2014 Wind River Systems, Inc.
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
* you may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*/
|
|
|
|
/*
|
|
* DESCRIPTION
|
|
*
|
|
* Definitions for auxiliary registers.
|
|
*/
|
|
|
|
#ifndef _ARC_V2_AUX_REGS__H_
|
|
#define _ARC_V2_AUX_REGS__H_
|
|
|
|
#define _ARC_V2_LP_START 0x002
|
|
#define _ARC_V2_LP_END 0x003
|
|
#define _ARC_V2_STATUS32 0x00a
|
|
#define _ARC_V2_STATUS32_P0 0x00b
|
|
#define _ARC_V2_AUX_IRQ_CTRL 0x00e
|
|
#define _ARC_V2_IC_CTRL 0x011
|
|
#define _ARC_V2_TMR0_COUNT 0x021
|
|
#define _ARC_V2_TMR0_CONTROL 0x022
|
|
#define _ARC_V2_TMR0_LIMIT 0x023
|
|
#define _ARC_V2_IRQ_VECT_BASE 0x025
|
|
#define _ARC_V2_AUX_IRQ_ACT 0x043
|
|
#define _ARC_V2_TMR1_COUNT 0x100
|
|
#define _ARC_V2_TMR1_CONTROL 0x101
|
|
#define _ARC_V2_TMR1_LIMIT 0x102
|
|
#define _ARC_V2_IRQ_PRIO_PEND 0x200
|
|
#define _ARC_V2_AUX_IRQ_HINT 0x201
|
|
#define _ARC_V2_IRQ_PRIORITY 0x206
|
|
#define _ARC_V2_ERET 0x400
|
|
#define _ARC_V2_ERSTATUS 0x402
|
|
#define _ARC_V2_ECR 0x403
|
|
#define _ARC_V2_EFA 0x404
|
|
#define _ARC_V2_ICAUSE 0x40a
|
|
#define _ARC_V2_IRQ_SELECT 0x40b
|
|
#define _ARC_V2_IRQ_ENABLE 0x40c
|
|
#define _ARC_V2_IRQ_TRIGGER 0x40d
|
|
#define _ARC_V2_IRQ_STATUS 0x40f
|
|
#define _ARC_V2_IRQ_PULSE_CANCEL 0x415
|
|
#define _ARC_V2_IRQ_PENDING 0x416
|
|
|
|
/* STATUS32/STATUS32_P0 bits */
|
|
#define _ARC_V2_STATUS32_H (1 << 0)
|
|
#define _ARC_V2_STATUS32_E(x) ((x) << 1)
|
|
#define _ARC_V2_STATUS32_AE_BIT 5
|
|
#define _ARC_V2_STATUS32_AE (1 << _ARC_V2_STATUS32_AE_BIT)
|
|
#define _ARC_V2_STATUS32_DE (1 << 6)
|
|
#define _ARC_V2_STATUS32_U (1 << 7)
|
|
#define _ARC_V2_STATUS32_V (1 << 8)
|
|
#define _ARC_V2_STATUS32_C (1 << 9)
|
|
#define _ARC_V2_STATUS32_N (1 << 10)
|
|
#define _ARC_V2_STATUS32_Z (1 << 11)
|
|
#define _ARC_V2_STATUS32_L (1 << 12)
|
|
#define _ARC_V2_STATUS32_DZ (1 << 13)
|
|
#define _ARC_V2_STATUS32_SC (1 << 14)
|
|
#define _ARC_V2_STATUS32_ES (1 << 15)
|
|
#define _ARC_V2_STATUS32_RB(x) ((x) << 16)
|
|
#define _ARC_V2_STATUS32_IE (1 << 31)
|
|
|
|
/* exception cause register masks */
|
|
#define _ARC_V2_ECR_VECTOR(X) ((X & 0xff0000) >> 16)
|
|
#define _ARC_V2_ECR_CODE(X) ((X & 0xff00) >> 8)
|
|
#define _ARC_V2_ECR_PARAMETER(X) (X & 0xff)
|
|
|
|
#ifndef _ASMLANGUAGE
|
|
#if defined(__GNUC__)
|
|
|
|
#include <stdint.h>
|
|
#define _arc_v2_aux_reg_read(reg) __builtin_arc_lr((volatile uint32_t)reg)
|
|
#define _arc_v2_aux_reg_write(reg, val) __builtin_arc_sr((unsigned int)val, (volatile uint32_t)reg)
|
|
|
|
#else /* ! __GNUC__ */
|
|
|
|
#define _arc_v2_aux_reg_read(reg) \
|
|
({ \
|
|
unsigned int __ret; \
|
|
__asm__ __volatile__(" lr %0, [%1]" \
|
|
: "=r"(__ret) \
|
|
: "i"(reg)); \
|
|
__ret; \
|
|
})
|
|
|
|
#define _arc_v2_aux_reg_write(reg, val) \
|
|
({ \
|
|
__asm__ __volatile__(" sr %0, [%1]" \
|
|
: \
|
|
: "ir"(val), "i"(reg)); \
|
|
})
|
|
#endif /* __GNUC__ */
|
|
#endif /* _ASMLANGUAGE */
|
|
|
|
#endif /* _ARC_V2_AUX_REGS__H_ */
|