zephyr/boards/x86/intel_adl/intel_adl.dts

27 lines
335 B
Plaintext

/*
* Copyright (c) 2023 Intel Corporation
*
* SPDX-License-Identifier: Apache-2.0
*/
/dts-v1/;
#include <mem.h>
#define DT_DRAM_SIZE DT_SIZE_M(2048)
#include <intel/alder_lake.dtsi>
/ {
model = "Alder Lake";
compatible = "intel,alder_lake";
chosen {
zephyr,sram = &dram0;
};
aliases {
watchdog0 = &tco_wdt;
};
};