89 lines
1.6 KiB
Plaintext
89 lines
1.6 KiB
Plaintext
/*
|
|
* Copyright (c) 2022 Nordic Semiconductor
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
&pinctrl {
|
|
uart0_default: uart0_default {
|
|
group1 {
|
|
psels = <NRF_PSEL(UART_TX, 0, 6)>,
|
|
<NRF_PSEL(UART_RX, 0, 8)>,
|
|
<NRF_PSEL(UART_RTS, 0, 5)>,
|
|
<NRF_PSEL(UART_CTS, 0, 7)>;
|
|
};
|
|
};
|
|
|
|
uart0_sleep: uart0_sleep {
|
|
group1 {
|
|
psels = <NRF_PSEL(UART_TX, 0, 6)>,
|
|
<NRF_PSEL(UART_RX, 0, 8)>,
|
|
<NRF_PSEL(UART_RTS, 0, 5)>,
|
|
<NRF_PSEL(UART_CTS, 0, 7)>;
|
|
low-power-enable;
|
|
};
|
|
};
|
|
|
|
i2c0_default: i2c0_default {
|
|
group1 {
|
|
psels = <NRF_PSEL(TWIM_SDA, 0, 26)>,
|
|
<NRF_PSEL(TWIM_SCL, 0, 27)>;
|
|
};
|
|
};
|
|
|
|
i2c0_sleep: i2c0_sleep {
|
|
group1 {
|
|
psels = <NRF_PSEL(TWIM_SDA, 0, 26)>,
|
|
<NRF_PSEL(TWIM_SCL, 0, 27)>;
|
|
low-power-enable;
|
|
};
|
|
};
|
|
|
|
pwm0_default: pwm0_default {
|
|
group1 {
|
|
psels = <NRF_PSEL(PWM_OUT0, 0, 17)>;
|
|
};
|
|
};
|
|
|
|
pwm0_sleep: pwm0_sleep {
|
|
group1 {
|
|
psels = <NRF_PSEL(PWM_OUT0, 0, 17)>;
|
|
low-power-enable;
|
|
};
|
|
};
|
|
|
|
spi0_default: spi0_default {
|
|
group1 {
|
|
psels = <NRF_PSEL(SPIM_SCK, 0, 25)>,
|
|
<NRF_PSEL(SPIM_MOSI, 0, 23)>,
|
|
<NRF_PSEL(SPIM_MISO, 0, 24)>;
|
|
};
|
|
};
|
|
|
|
spi0_sleep: spi0_sleep {
|
|
group1 {
|
|
psels = <NRF_PSEL(SPIM_SCK, 0, 25)>,
|
|
<NRF_PSEL(SPIM_MOSI, 0, 23)>,
|
|
<NRF_PSEL(SPIM_MISO, 0, 24)>;
|
|
low-power-enable;
|
|
};
|
|
};
|
|
|
|
spi1_default: spi1_default {
|
|
group1 {
|
|
psels = <NRF_PSEL(SPIM_SCK, 0, 16)>,
|
|
<NRF_PSEL(SPIM_MOSI, 0, 20)>,
|
|
<NRF_PSEL(SPIM_MISO, 0, 14)>;
|
|
};
|
|
};
|
|
|
|
spi1_sleep: spi1_sleep {
|
|
group1 {
|
|
psels = <NRF_PSEL(SPIM_SCK, 0, 16)>,
|
|
<NRF_PSEL(SPIM_MOSI, 0, 20)>,
|
|
<NRF_PSEL(SPIM_MISO, 0, 14)>;
|
|
low-power-enable;
|
|
};
|
|
};
|
|
|
|
};
|