47 lines
1.3 KiB
C
47 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2020 Mario Jaun
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <zephyr/devicetree.h>
|
|
#include <zephyr/arch/arm/cortex_m/arm_mpu_mem_cfg.h>
|
|
|
|
static const struct arm_mpu_region mpu_regions[] = {
|
|
MPU_REGION_ENTRY("FLASH", CONFIG_FLASH_BASE_ADDRESS,
|
|
REGION_FLASH_ATTR(REGION_FLASH_SIZE)),
|
|
MPU_REGION_ENTRY("SRAM", CONFIG_SRAM_BASE_ADDRESS,
|
|
REGION_RAM_ATTR(REGION_SRAM_SIZE)),
|
|
/*
|
|
* System memory attributes inhibit the speculative fetch,
|
|
* preventing the RDSERR Flash error
|
|
*/
|
|
MPU_REGION_ENTRY("SYSTEM", 0x1FF00000,
|
|
{ (STRONGLY_ORDERED_SHAREABLE |
|
|
REGION_512K |
|
|
MPU_RASR_XN_Msk | P_RW_U_NA_Msk) }),
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(mac), okay)
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(sram3), okay)
|
|
MPU_REGION_ENTRY("SRAM3_ETH_BUF",
|
|
DT_REG_ADDR(DT_NODELABEL(sram3)),
|
|
REGION_RAM_NOCACHE_ATTR(REGION_16K)),
|
|
MPU_REGION_ENTRY("SRAM3_ETH_DESC",
|
|
DT_REG_ADDR(DT_NODELABEL(sram3)),
|
|
REGION_PPB_ATTR(REGION_256B)),
|
|
#else
|
|
MPU_REGION_ENTRY("SRAM2_ETH_BUF",
|
|
DT_REG_ADDR(DT_NODELABEL(sram2)),
|
|
REGION_RAM_NOCACHE_ATTR(REGION_16K)),
|
|
MPU_REGION_ENTRY("SRAM2_ETH_DESC",
|
|
DT_REG_ADDR(DT_NODELABEL(sram2)),
|
|
REGION_PPB_ATTR(REGION_256B)),
|
|
#endif
|
|
#endif
|
|
};
|
|
|
|
const struct arm_mpu_config mpu_config = {
|
|
.num_regions = ARRAY_SIZE(mpu_regions),
|
|
.mpu_regions = mpu_regions,
|
|
};
|