79 lines
2.4 KiB
C
79 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2021 Argentum Systems Ltd.
|
|
* Copyright (c) 2024 Gerson Fernando Budke <nandojve@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef _SOC_ATMEL_SAM0_SAML21_SOC_H_
|
|
#define _SOC_ATMEL_SAM0_SAML21_SOC_H_
|
|
|
|
#ifndef _ASMLANGUAGE
|
|
|
|
#define DONT_USE_CMSIS_INIT
|
|
|
|
#if defined(CONFIG_SOC_SAML21E15B)
|
|
#include <saml21e15b.h>
|
|
#elif defined(CONFIG_SOC_SAML21E16B)
|
|
#include <saml21e16b.h>
|
|
#elif defined(CONFIG_SOC_SAML21E17B)
|
|
#include <saml21e17b.h>
|
|
#elif defined(CONFIG_SOC_SAML21E18B)
|
|
#include <saml21e18b.h>
|
|
#elif defined(CONFIG_SOC_SAML21G16B)
|
|
#include <saml21g16b.h>
|
|
#elif defined(CONFIG_SOC_SAML21G17B)
|
|
#include <saml21g17b.h>
|
|
#elif defined(CONFIG_SOC_SAML21G18B)
|
|
#include <saml21g18b.h>
|
|
#elif defined(CONFIG_SOC_SAML21J16B)
|
|
#include <saml21j16b.h>
|
|
#elif defined(CONFIG_SOC_SAML21J17B)
|
|
#include <saml21j17b.h>
|
|
#elif defined(CONFIG_SOC_SAML21J18B)
|
|
#include <saml21j18b.h>
|
|
#elif defined(CONFIG_SOC_SAML21J17BU)
|
|
#include <saml21j17bu.h>
|
|
#elif defined(CONFIG_SOC_SAML21J18BU)
|
|
#include <saml21j18bu.h>
|
|
#else
|
|
#error Library does not support the specified device.
|
|
#endif
|
|
|
|
#endif /* _ASMLANGUAGE */
|
|
|
|
#define ADC_SAM0_REFERENCE_ENABLE_PROTECTED
|
|
|
|
#include "adc_fixup_sam0.h"
|
|
#include "../common/soc_port.h"
|
|
#include "../common/atmel_sam0_dt.h"
|
|
|
|
/** Processor Clock (HCLK) Frequency */
|
|
#define SOC_ATMEL_SAM0_HCLK_FREQ_HZ ATMEL_SAM0_DT_CPU_CLK_FREQ_HZ
|
|
|
|
/** Master Clock (MCK) Frequency */
|
|
#define SOC_ATMEL_SAM0_MCK_FREQ_HZ SOC_ATMEL_SAM0_HCLK_FREQ_HZ
|
|
#define SOC_ATMEL_SAM0_OSC32K_FREQ_HZ 32768
|
|
#define SOC_ATMEL_SAM0_XOSC32K_FREQ_HZ 32768
|
|
#define SOC_ATMEL_SAM0_OSC16M_FREQ_HZ 16000000
|
|
#define SOC_ATMEL_SAM0_GCLK0_FREQ_HZ SOC_ATMEL_SAM0_MCK_FREQ_HZ
|
|
#define SOC_ATMEL_SAM0_GCLK3_FREQ_HZ 24000000
|
|
|
|
#if defined(CONFIG_SOC_ATMEL_SAML_OPENLOOP_AS_MAIN)
|
|
#define SOC_ATMEL_SAM0_GCLK1_FREQ_HZ 0
|
|
#elif defined(CONFIG_SOC_ATMEL_SAML_OSC32K_AS_MAIN)
|
|
#define SOC_ATMEL_SAM0_GCLK1_FREQ_HZ SOC_ATMEL_SAM0_OSC32K_FREQ_HZ
|
|
#elif defined(CONFIG_SOC_ATMEL_SAML_XOSC32K_AS_MAIN)
|
|
#define SOC_ATMEL_SAM0_GCLK1_FREQ_HZ SOC_ATMEL_SAM0_XOSC32K_FREQ_HZ
|
|
#elif defined(CONFIG_SOC_ATMEL_SAML_OSC16M_AS_MAIN)
|
|
#define SOC_ATMEL_SAM0_GCLK1_FREQ_HZ SOC_ATMEL_SAM0_OSC16M_FREQ_HZ
|
|
#else
|
|
#error Unsupported GCLK1 clock source.
|
|
#endif
|
|
|
|
#define SOC_ATMEL_SAM0_APBA_FREQ_HZ SOC_ATMEL_SAM0_MCK_FREQ_HZ
|
|
#define SOC_ATMEL_SAM0_APBB_FREQ_HZ SOC_ATMEL_SAM0_MCK_FREQ_HZ
|
|
#define SOC_ATMEL_SAM0_APBC_FREQ_HZ SOC_ATMEL_SAM0_MCK_FREQ_HZ
|
|
|
|
#endif /* _SOC_ATMEL_SAM0_SAML21_SOC_H_ */
|