46 lines
715 B
Plaintext
46 lines
715 B
Plaintext
#include <arm/armv7-m.dtsi>
|
|
|
|
/ {
|
|
cpus {
|
|
cpu@0 {
|
|
compatible = "arm,cortex-m3";
|
|
};
|
|
};
|
|
|
|
sram0: memory {
|
|
compatible = "sram";
|
|
reg = <0x20000000 (64*1024)>;
|
|
};
|
|
|
|
flash0: flash {
|
|
reg = <0x00000000 (256*1024)>;
|
|
};
|
|
|
|
soc {
|
|
uart0: uart@4000C000 {
|
|
compatible = "ti,stellaris-uart";
|
|
reg = <0x4000C000 0x4c>;
|
|
interrupts = <5 3>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: uart@4000D000 {
|
|
compatible = "ti,stellaris-uart";
|
|
reg = <0x4000D000 0x4c>;
|
|
interrupts = <6 3>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart2: uart@4000E000 {
|
|
compatible = "ti,stellaris-uart";
|
|
reg = <0x4000E000 0x4c>;
|
|
interrupts = <33 3>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
&nvic {
|
|
arm,num-irq-priority-bits = <3>;
|
|
};
|