51 lines
1.7 KiB
C
51 lines
1.7 KiB
C
/*
|
|
* Copyright (c) 2019 Vestas Wind Systems A/S
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SCG_H_
|
|
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SCG_H_
|
|
|
|
/* SCG system clock source value */
|
|
#define KINETIS_SCG_SCLK_SRC_SOSC 1U
|
|
#define KINETIS_SCG_SCLK_SRC_SIRC 2U
|
|
#define KINETIS_SCG_SCLK_SRC_FIRC 3U
|
|
#define KINETIS_SCG_SCLK_SRC_SPLL 6U
|
|
|
|
/* SCG system oscillator mode */
|
|
#define KINETIS_SCG_SOSC_MODE_EXT 0U
|
|
#define KINETIS_SCG_SOSC_MODE_LOW_POWER 4U
|
|
#define KINETIS_SCG_SOSC_MODE_HIGH_GAIN 12U
|
|
|
|
/* SCG system phase-locked loop source */
|
|
#define KINETIS_SCG_SPLL_SRC_SOSC 0U
|
|
#define KINETIS_SCG_SPLL_SRC_FIRC 1U
|
|
|
|
/* SCG clockout source */
|
|
#define KINETIS_SCG_CLKOUT_SRC_SLOW 0U
|
|
#define KINETIS_SCG_CLKOUT_SRC_SOSC 1U
|
|
#define KINETIS_SCG_CLKOUT_SRC_SIRC 2U
|
|
#define KINETIS_SCG_CLKOUT_SRC_FIRC 3U
|
|
#define KINETIS_SCG_CLKOUT_SRC_SPLL 6U
|
|
|
|
/* SCG clock controller clock names */
|
|
#define KINETIS_SCG_CORESYS_CLK 0U
|
|
#define KINETIS_SCG_BUS_CLK 1U
|
|
#define KINETIS_SCG_FLEXBUS_CLK 2U
|
|
#define KINETIS_SCG_FLASH_CLK 3U
|
|
#define KINETIS_SCG_SOSC_CLK 4U
|
|
#define KINETIS_SCG_SIRC_CLK 5U
|
|
#define KINETIS_SCG_FIRC_CLK 6U
|
|
#define KINETIS_SCG_SPLL_CLK 7U
|
|
#define KINETIS_SCG_SOSC_ASYNC_DIV1_CLK 8U
|
|
#define KINETIS_SCG_SOSC_ASYNC_DIV2_CLK 9U
|
|
#define KINETIS_SCG_SIRC_ASYNC_DIV1_CLK 10U
|
|
#define KINETIS_SCG_SIRC_ASYNC_DIV2_CLK 11U
|
|
#define KINETIS_SCG_FIRC_ASYNC_DIV1_CLK 12U
|
|
#define KINETIS_SCG_FIRC_ASYNC_DIV2_CLK 13U
|
|
#define KINETIS_SCG_SPLL_ASYNC_DIV1_CLK 14U
|
|
#define KINETIS_SCG_SPLL_ASYNC_DIV2_CLK 15U
|
|
|
|
#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_KINETIS_SCG_H_ */
|