181 lines
4.6 KiB
C
181 lines
4.6 KiB
C
/*
|
|
* Copyright (c) 2017 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/* Include esp-idf headers first to avoid redefining BIT() macro */
|
|
#include <soc.h>
|
|
#include <soc/rtc_cntl_reg.h>
|
|
#include <soc/timer_group_reg.h>
|
|
#include <soc/ext_mem_defs.h>
|
|
#include <zephyr/drivers/interrupt_controller/intc_esp32.h>
|
|
#include <xtensa/config/core-isa.h>
|
|
#include <xtensa/corebits.h>
|
|
#include <esp_private/spi_flash_os.h>
|
|
#include <esp_private/esp_mmu_map_private.h>
|
|
#include <esp_private/mspi_timing_tuning.h>
|
|
#include <esp_flash_internal.h>
|
|
#include <esp_private/cache_utils.h>
|
|
#include <sdkconfig.h>
|
|
|
|
#if CONFIG_ESP_SPIRAM
|
|
#include "psram.h"
|
|
#endif
|
|
|
|
#include <zephyr/kernel_structs.h>
|
|
#include <zephyr/toolchain.h>
|
|
#include <zephyr/types.h>
|
|
#include <zephyr/linker/linker-defs.h>
|
|
#include <kernel_internal.h>
|
|
#include <zephyr/sys/util.h>
|
|
|
|
#include <esp_private/system_internal.h>
|
|
#include <esp32s3/rom/cache.h>
|
|
#include <esp32s3/rom/rtc.h>
|
|
#include <soc/syscon_reg.h>
|
|
#include <hal/soc_hal.h>
|
|
#include <hal/wdt_hal.h>
|
|
#include <hal/cpu_hal.h>
|
|
#include <esp_cpu.h>
|
|
#include <soc/gpio_periph.h>
|
|
#include <esp_err.h>
|
|
#include <esp_timer.h>
|
|
#include <esp_clk_internal.h>
|
|
#include <esp_app_format.h>
|
|
|
|
#include <zephyr/sys/printk.h>
|
|
#include "esp_log.h"
|
|
|
|
#include <zephyr/drivers/flash.h>
|
|
#include <zephyr/storage/flash_map.h>
|
|
|
|
#define TAG "boot.esp32s3"
|
|
|
|
extern void z_prep_c(void);
|
|
extern void esp_reset_reason_init(void);
|
|
extern int esp_appcpu_init(void);
|
|
|
|
#ifndef CONFIG_MCUBOOT
|
|
/*
|
|
* This function is a container for SoC patches
|
|
* that needs to be applied during the startup.
|
|
*/
|
|
static void IRAM_ATTR esp_errata(void)
|
|
{
|
|
/* Handle the clock gating fix */
|
|
REG_CLR_BIT(SYSTEM_CORE_1_CONTROL_0_REG, SYSTEM_CONTROL_CORE_1_CLKGATE_EN);
|
|
/* The clock gating signal of the App core is invalid. We use RUNSTALL and RESETTING
|
|
* signals to ensure that the App core stops running in single-core mode.
|
|
*/
|
|
REG_SET_BIT(SYSTEM_CORE_1_CONTROL_0_REG, SYSTEM_CONTROL_CORE_1_RUNSTALL);
|
|
REG_CLR_BIT(SYSTEM_CORE_1_CONTROL_0_REG, SYSTEM_CONTROL_CORE_1_RESETTING);
|
|
|
|
/* Handle the Dcache case following the IDF startup code */
|
|
#if CONFIG_ESP32S3_DATA_CACHE_16KB
|
|
Cache_Invalidate_DCache_All();
|
|
Cache_Occupy_Addr(SOC_DROM_LOW, 0x4000);
|
|
#endif
|
|
}
|
|
#endif /* CONFIG_MCUBOOT */
|
|
|
|
/*
|
|
* This is written in C rather than assembly since, during the port bring up,
|
|
* Zephyr is being booted by the Espressif bootloader. With it, the C stack
|
|
* is already set up.
|
|
*/
|
|
void IRAM_ATTR __esp_platform_start(void)
|
|
{
|
|
extern uint32_t _init_start;
|
|
|
|
/* Move the exception vector table to IRAM. */
|
|
__asm__ __volatile__("wsr %0, vecbase" : : "r"(&_init_start));
|
|
|
|
z_bss_zero();
|
|
|
|
/* Disable normal interrupts. */
|
|
__asm__ __volatile__("wsr %0, PS" : : "r"(PS_INTLEVEL(XCHAL_EXCM_LEVEL) | PS_UM | PS_WOE));
|
|
|
|
/* Initialize the architecture CPU pointer. Some of the
|
|
* initialization code wants a valid _current before
|
|
* arch_kernel_init() is invoked.
|
|
*/
|
|
__asm__ __volatile__("wsr.MISC0 %0; rsync" : : "r"(&_kernel.cpus[0]));
|
|
|
|
#ifndef CONFIG_MCUBOOT
|
|
/* Configure the mode of instruction cache : cache size, cache line size. */
|
|
esp_config_instruction_cache_mode();
|
|
|
|
/* If we need use SPIRAM, we should use data cache.
|
|
* Configure the mode of data : cache size, cache line size.
|
|
*/
|
|
esp_config_data_cache_mode();
|
|
|
|
/* Apply SoC patches */
|
|
esp_errata();
|
|
|
|
/* ESP-IDF/MCUboot 2nd stage bootloader enables RTC WDT to check on startup sequence
|
|
* related issues in application. Hence disable that as we are about to start
|
|
* Zephyr environment.
|
|
*/
|
|
wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
|
|
|
|
wdt_hal_write_protect_disable(&rtc_wdt_ctx);
|
|
wdt_hal_disable(&rtc_wdt_ctx);
|
|
wdt_hal_write_protect_enable(&rtc_wdt_ctx);
|
|
|
|
esp_reset_reason_init();
|
|
|
|
esp_timer_early_init();
|
|
|
|
esp_mspi_pin_init();
|
|
|
|
esp_flash_app_init();
|
|
|
|
mspi_timing_flash_tuning();
|
|
|
|
esp_mmu_map_init();
|
|
|
|
#if CONFIG_ESP_SPIRAM
|
|
esp_init_psram();
|
|
#endif /* CONFIG_ESP_SPIRAM */
|
|
|
|
#endif /* !CONFIG_MCUBOOT */
|
|
|
|
esp_intr_initialize();
|
|
|
|
#if CONFIG_ESP_SPIRAM
|
|
/* Init Shared Multi Heap for PSRAM */
|
|
int err = esp_psram_smh_init();
|
|
|
|
if (err) {
|
|
printk("Failed to initialize PSRAM shared multi heap (%d)\n", err);
|
|
}
|
|
#endif
|
|
|
|
/* Start Zephyr */
|
|
z_prep_c();
|
|
|
|
CODE_UNREACHABLE;
|
|
}
|
|
|
|
/* Boot-time static default printk handler, possibly to be overridden later. */
|
|
int IRAM_ATTR arch_printk_char_out(int c)
|
|
{
|
|
if (c == '\n') {
|
|
esp_rom_uart_tx_one_char('\r');
|
|
}
|
|
esp_rom_uart_tx_one_char(c);
|
|
return 0;
|
|
}
|
|
|
|
void sys_arch_reboot(int type)
|
|
{
|
|
esp_restart_noos();
|
|
}
|
|
|
|
#if defined(CONFIG_SOC_ENABLE_APPCPU) && !defined(CONFIG_MCUBOOT)
|
|
extern int esp_appcpu_init(void);
|
|
SYS_INIT(esp_appcpu_init, POST_KERNEL, 50);
|
|
#endif
|