324 lines
8.7 KiB
C
324 lines
8.7 KiB
C
/*
|
|
* Copyright (c) 2019 Vestas Wind Systems A/S
|
|
*
|
|
* Based on adc_mcux_adc16.c, which is:
|
|
* Copyright (c) 2017-2018, NXP
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#define DT_DRV_COMPAT nxp_kinetis_adc12
|
|
|
|
#include <zephyr/drivers/adc.h>
|
|
#include <fsl_adc12.h>
|
|
#include <zephyr/drivers/pinctrl.h>
|
|
|
|
#define LOG_LEVEL CONFIG_ADC_LOG_LEVEL
|
|
#include <zephyr/logging/log.h>
|
|
#include <zephyr/irq.h>
|
|
LOG_MODULE_REGISTER(adc_mcux_adc12);
|
|
|
|
#define ADC_CONTEXT_USES_KERNEL_TIMER
|
|
#include "adc_context.h"
|
|
|
|
struct mcux_adc12_config {
|
|
ADC_Type *base;
|
|
adc12_clock_source_t clock_src;
|
|
adc12_clock_divider_t clock_div;
|
|
adc12_reference_voltage_source_t ref_src;
|
|
uint32_t sample_clk_count;
|
|
void (*irq_config_func)(const struct device *dev);
|
|
const struct pinctrl_dev_config *pincfg;
|
|
};
|
|
|
|
struct mcux_adc12_data {
|
|
const struct device *dev;
|
|
struct adc_context ctx;
|
|
uint16_t *buffer;
|
|
uint16_t *repeat_buffer;
|
|
uint32_t channels;
|
|
uint8_t channel_id;
|
|
};
|
|
|
|
static int mcux_adc12_channel_setup(const struct device *dev,
|
|
const struct adc_channel_cfg *channel_cfg)
|
|
{
|
|
uint8_t channel_id = channel_cfg->channel_id;
|
|
|
|
if (channel_id > (ADC_SC1_ADCH_MASK >> ADC_SC1_ADCH_SHIFT)) {
|
|
LOG_ERR("Invalid channel %d", channel_id);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (channel_cfg->acquisition_time != ADC_ACQ_TIME_DEFAULT) {
|
|
LOG_ERR("Unsupported channel acquisition time");
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
if (channel_cfg->differential) {
|
|
LOG_ERR("Differential channels are not supported");
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
if (channel_cfg->gain != ADC_GAIN_1) {
|
|
LOG_ERR("Unsupported channel gain %d", channel_cfg->gain);
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
if (channel_cfg->reference != ADC_REF_INTERNAL) {
|
|
LOG_ERR("Unsupported channel reference");
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mcux_adc12_start_read(const struct device *dev,
|
|
const struct adc_sequence *sequence)
|
|
{
|
|
const struct mcux_adc12_config *config = dev->config;
|
|
struct mcux_adc12_data *data = dev->data;
|
|
adc12_hardware_average_mode_t mode;
|
|
adc12_resolution_t resolution;
|
|
ADC_Type *base = config->base;
|
|
int error;
|
|
uint32_t tmp32;
|
|
|
|
switch (sequence->resolution) {
|
|
case 8:
|
|
resolution = kADC12_Resolution8Bit;
|
|
break;
|
|
case 10:
|
|
resolution = kADC12_Resolution10Bit;
|
|
break;
|
|
case 12:
|
|
resolution = kADC12_Resolution12Bit;
|
|
break;
|
|
default:
|
|
LOG_ERR("Unsupported resolution %d", sequence->resolution);
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
tmp32 = base->CFG1 & ~(ADC_CFG1_MODE_MASK);
|
|
tmp32 |= ADC_CFG1_MODE(resolution);
|
|
base->CFG1 = tmp32;
|
|
|
|
switch (sequence->oversampling) {
|
|
case 0:
|
|
mode = kADC12_HardwareAverageDisabled;
|
|
break;
|
|
case 2:
|
|
mode = kADC12_HardwareAverageCount4;
|
|
break;
|
|
case 3:
|
|
mode = kADC12_HardwareAverageCount8;
|
|
break;
|
|
case 4:
|
|
mode = kADC12_HardwareAverageCount16;
|
|
break;
|
|
case 5:
|
|
mode = kADC12_HardwareAverageCount32;
|
|
break;
|
|
default:
|
|
LOG_ERR("Unsupported oversampling value %d",
|
|
sequence->oversampling);
|
|
return -ENOTSUP;
|
|
}
|
|
ADC12_SetHardwareAverage(config->base, mode);
|
|
|
|
data->buffer = sequence->buffer;
|
|
adc_context_start_read(&data->ctx, sequence);
|
|
error = adc_context_wait_for_completion(&data->ctx);
|
|
|
|
return error;
|
|
}
|
|
|
|
static int mcux_adc12_read_async(const struct device *dev,
|
|
const struct adc_sequence *sequence,
|
|
struct k_poll_signal *async)
|
|
{
|
|
struct mcux_adc12_data *data = dev->data;
|
|
int error;
|
|
|
|
adc_context_lock(&data->ctx, async ? true : false, async);
|
|
error = mcux_adc12_start_read(dev, sequence);
|
|
adc_context_release(&data->ctx, error);
|
|
|
|
return error;
|
|
}
|
|
|
|
static int mcux_adc12_read(const struct device *dev,
|
|
const struct adc_sequence *sequence)
|
|
{
|
|
return mcux_adc12_read_async(dev, sequence, NULL);
|
|
}
|
|
|
|
static void mcux_adc12_start_channel(const struct device *dev)
|
|
{
|
|
const struct mcux_adc12_config *config = dev->config;
|
|
struct mcux_adc12_data *data = dev->data;
|
|
|
|
adc12_channel_config_t channel_config;
|
|
uint32_t channel_group = 0U;
|
|
|
|
data->channel_id = find_lsb_set(data->channels) - 1;
|
|
|
|
LOG_DBG("Starting channel %d", data->channel_id);
|
|
channel_config.enableInterruptOnConversionCompleted = true;
|
|
channel_config.channelNumber = data->channel_id;
|
|
#if defined(CONFIG_SOC_S32K146) || defined(CONFIG_SOC_S32K148)
|
|
if (data->channel_id >= 16) {
|
|
/*
|
|
* channels 16..31 are encoded as 100000b..101111b in
|
|
* SC1[ADCH] field
|
|
*/
|
|
channel_config.channelNumber += 16;
|
|
}
|
|
#endif
|
|
ADC12_SetChannelConfig(config->base, channel_group, &channel_config);
|
|
}
|
|
|
|
static void adc_context_start_sampling(struct adc_context *ctx)
|
|
{
|
|
struct mcux_adc12_data *data =
|
|
CONTAINER_OF(ctx, struct mcux_adc12_data, ctx);
|
|
|
|
data->channels = ctx->sequence.channels;
|
|
data->repeat_buffer = data->buffer;
|
|
|
|
mcux_adc12_start_channel(data->dev);
|
|
}
|
|
|
|
static void adc_context_update_buffer_pointer(struct adc_context *ctx,
|
|
bool repeat_sampling)
|
|
{
|
|
struct mcux_adc12_data *data =
|
|
CONTAINER_OF(ctx, struct mcux_adc12_data, ctx);
|
|
|
|
if (repeat_sampling) {
|
|
data->buffer = data->repeat_buffer;
|
|
}
|
|
}
|
|
|
|
static void mcux_adc12_isr(const struct device *dev)
|
|
{
|
|
const struct mcux_adc12_config *config = dev->config;
|
|
struct mcux_adc12_data *data = dev->data;
|
|
ADC_Type *base = config->base;
|
|
uint32_t channel_group = 0U;
|
|
uint16_t result;
|
|
|
|
result = ADC12_GetChannelConversionValue(base, channel_group);
|
|
LOG_DBG("Finished channel %d. Result is 0x%04x",
|
|
data->channel_id, result);
|
|
|
|
*data->buffer++ = result;
|
|
data->channels &= ~BIT(data->channel_id);
|
|
|
|
if (data->channels) {
|
|
mcux_adc12_start_channel(dev);
|
|
} else {
|
|
adc_context_on_sampling_done(&data->ctx, dev);
|
|
}
|
|
}
|
|
|
|
static int mcux_adc12_init(const struct device *dev)
|
|
{
|
|
const struct mcux_adc12_config *config = dev->config;
|
|
struct mcux_adc12_data *data = dev->data;
|
|
ADC_Type *base = config->base;
|
|
adc12_config_t adc_config;
|
|
int err;
|
|
|
|
ADC12_GetDefaultConfig(&adc_config);
|
|
|
|
adc_config.referenceVoltageSource = config->ref_src;
|
|
adc_config.clockSource = config->clock_src;
|
|
adc_config.clockDivider = config->clock_div;
|
|
adc_config.sampleClockCount = config->sample_clk_count;
|
|
adc_config.resolution = kADC12_Resolution12Bit;
|
|
adc_config.enableContinuousConversion = false;
|
|
|
|
ADC12_Init(base, &adc_config);
|
|
ADC12_DoAutoCalibration(base);
|
|
ADC12_EnableHardwareTrigger(base, false);
|
|
|
|
config->irq_config_func(dev);
|
|
data->dev = dev;
|
|
|
|
err = pinctrl_apply_state(config->pincfg, PINCTRL_STATE_DEFAULT);
|
|
if (err) {
|
|
return err;
|
|
}
|
|
|
|
adc_context_unlock_unconditionally(&data->ctx);
|
|
|
|
return 0;
|
|
}
|
|
|
|
#define ASSERT_WITHIN_RANGE(val, min, max, str) \
|
|
BUILD_ASSERT(val >= min && val <= max, str)
|
|
#define ASSERT_ADC12_CLK_DIV_VALID(val, str) \
|
|
BUILD_ASSERT(val == 1 || val == 2 || val == 4 || val == 8, str)
|
|
#define TO_ADC12_CLOCK_SRC(val) _DO_CONCAT(kADC12_ClockSourceAlt, val)
|
|
#define TO_ADC12_CLOCK_DIV(val) _DO_CONCAT(kADC12_ClockDivider, val)
|
|
|
|
#define ADC12_REF_SRC(n) \
|
|
COND_CODE_1(DT_INST_PROP(0, alternate_voltage_reference), \
|
|
(kADC12_ReferenceVoltageSourceValt), \
|
|
(kADC12_ReferenceVoltageSourceVref))
|
|
|
|
#define ADC12_MCUX_DRIVER_API(n) \
|
|
static const struct adc_driver_api mcux_adc12_driver_api_##n = { \
|
|
.channel_setup = mcux_adc12_channel_setup, \
|
|
.read = mcux_adc12_read, \
|
|
IF_ENABLED(CONFIG_ADC_ASYNC, (.read_async = mcux_adc12_read_async,)) \
|
|
.ref_internal = DT_INST_PROP(n, vref_mv), \
|
|
};
|
|
|
|
#define ACD12_MCUX_INIT(n) \
|
|
static void mcux_adc12_config_func_##n(const struct device *dev); \
|
|
\
|
|
PINCTRL_DT_INST_DEFINE(n); \
|
|
ADC12_MCUX_DRIVER_API(n); \
|
|
\
|
|
ASSERT_WITHIN_RANGE(DT_INST_PROP(n, clk_source), 0, 3, \
|
|
"Invalid clock source"); \
|
|
ASSERT_ADC12_CLK_DIV_VALID(DT_INST_PROP(n, clk_divider), \
|
|
"Invalid clock divider"); \
|
|
ASSERT_WITHIN_RANGE(DT_INST_PROP(n, sample_time), 2, 256, \
|
|
"Invalid sample time"); \
|
|
static const struct mcux_adc12_config mcux_adc12_config_##n = { \
|
|
.base = (ADC_Type *)DT_INST_REG_ADDR(n), \
|
|
.clock_src = TO_ADC12_CLOCK_SRC(DT_INST_PROP(n, clk_source)),\
|
|
.clock_div = \
|
|
TO_ADC12_CLOCK_DIV(DT_INST_PROP(n, clk_divider)),\
|
|
.ref_src = ADC12_REF_SRC(n), \
|
|
.sample_clk_count = DT_INST_PROP(n, sample_time), \
|
|
.irq_config_func = mcux_adc12_config_func_##n, \
|
|
.pincfg = PINCTRL_DT_INST_DEV_CONFIG_GET(n), \
|
|
}; \
|
|
\
|
|
static struct mcux_adc12_data mcux_adc12_data_##n = { \
|
|
ADC_CONTEXT_INIT_TIMER(mcux_adc12_data_##n, ctx), \
|
|
ADC_CONTEXT_INIT_LOCK(mcux_adc12_data_##n, ctx), \
|
|
ADC_CONTEXT_INIT_SYNC(mcux_adc12_data_##n, ctx), \
|
|
}; \
|
|
\
|
|
DEVICE_DT_INST_DEFINE(n, &mcux_adc12_init, \
|
|
NULL, &mcux_adc12_data_##n, \
|
|
&mcux_adc12_config_##n, POST_KERNEL, \
|
|
CONFIG_ADC_INIT_PRIORITY, \
|
|
&mcux_adc12_driver_api_##n); \
|
|
\
|
|
static void mcux_adc12_config_func_##n(const struct device *dev) \
|
|
{ \
|
|
IRQ_CONNECT(DT_INST_IRQN(n), \
|
|
DT_INST_IRQ(n, priority), mcux_adc12_isr, \
|
|
DEVICE_DT_INST_GET(n), 0); \
|
|
\
|
|
irq_enable(DT_INST_IRQN(n)); \
|
|
}
|
|
|
|
DT_INST_FOREACH_STATUS_OKAY(ACD12_MCUX_INIT)
|